Processor Pineapple One

Loading...
Thumbnail Image
Date
2021
ORCID
Advisor
Referee
Mark
Journal Title
Journal ISSN
Volume Title
Publisher
Vysoké učení technické v Brně, Fakulta elektrotechniky a komunikačních technologií
Abstract
This thesis deals with the design, simulation and making of a RISC-V based processoronly out of descrete logic components. The final product is a macrocontroller that integrates a processor,program memory, data memory, graphics card and an input-output ports in a tower structuremade of nine circuit boards. This thesis also describes a simple shell application programmed in a Clanguage, that runs natively on this device.
Description
Citation
Proceedings I of the 27st Conference STUDENT EEICT 2021: General papers. s. 20-23. ISBN 978-80-214-5942-7
https://conf.feec.vutbr.cz/eeict/index/pages/view/ke_stazeni
Document type
Peer-reviewed
Document version
Published version
Date of access to the full text
Language of document
sk
Study field
Comittee
Date of acceptance
Defence
Result of defence
Document licence
© Vysoké učení technické v Brně, Fakulta elektrotechniky a komunikačních technologií
DOI
Citace PRO