

Supplementary Inductance Simulator Topologies Employing Single DXCCII

Bilgin METIN

Dept. of Management Information Systems, Bogazici University, Bebek, Istanbul, Turkey

Bilgin.metin@boun.edu.tr

Abstract. In this study, six grounded inductance simulator circuits are presented including additional useful features in comparison to previous dual-X current conveyor (DXCCII) based implementations. To demonstrate the performance and usefulness of the presented circuits, one of them is used to construct a fifth order Butterworth high-pass filter and a current-mode multifunction filter as application examples. Simulation results are given to confirm the theoretical analysis. The derived DXCCII and its applications are simulated using CMOS 0.35 μm technology.

Keywords

DXCCII, inductance simulator, dual-X current conveyor.

1. Introduction

The behavior of physical inductors are not sufficiently close to ideal component behavior compared with resistors and capacitors and in terms of spatial dimensions they are larger than the other circuit elements, unless the inductance value is very small. The advent of integrated circuits has encouraged the design of synthetic inductances, which can be used instead of the bulky inductors in passive filters. The inductance simulators [1-24] can be used in many applications such as active filter design, oscillator design, analog phase shifters and cancellation of parasitic element.

In the last decade, attention is extensively focused on the inductance simulation using different current-mode active building blocks like second-generation current conveyor (CCII) [1-3], negative impedance converter [4], fully differential second-generation current conveyor (FDCCII) [5], differential voltage current conveyor (DVCC) [6], [7], differential difference current conveyor (DDCC) [8], operational transconductance amplifier (OTRA) [9], four terminal floating nullor (FTFN) [10], [11], current feedback operational amplifier (CFOA) [12-14], OTA [15], [16], current differencing buffered amplifier (CDBA) [17], [18], current differencing transconductance amplifier [19-21], current backward transconductance amplifier (CBTA) [22], and DXCCII [23-26].

In this study we present grounded inductance simulator topologies with additional useful features in comparison to previous DXCCII based inductor simulator circuits [23], [24]. For example, the number of active elements reduced by one compared to [23]. Also, advantage of using DXCCII in the design of resistor-inductor (RL) circuit in series is shown in this study in comparison to [23], [24]. Also two of the proposed circuits have minimum number of active and passive elements like the circuits in [24]. Furthermore, some of the proposed circuits have parasitic compensation or electronic tunability features in the expense of an additional resistor different from [24]. Moreover, although ref. [24] presents five different topologies, only one of them is a pure inductance simulator. In our study five of the six topologies provide pure inductance configuration. Therefore, the study provides further possibilities for the designers in the DXCCII based designs. Finally, one of the proposed grounded inductance simulators is used in a fifth-order Butterworth high-pass ladder filter and in a parallel resonant circuit as application examples. Although the presented circuits include floating capacitors, they can be realized even in integrated circuit technology of a decade ago with a CMOS process that offers a second poly layer [27]. Frequency and time domain responses are given to illustrate the performance of the proposed circuit.

2. DXCCII and Proposed Circuits

The DXCCII is conceptually a combination of the regular CCII and the inverting current conveyor (ICCI \pm) [28]. The DXCCII symbol is illustrated in Fig.1.




Fig. 1. The symbol of the DXCCII.

It has two X terminals, namely Xp (non-inverting X terminal) and Xn (inverting X terminal). The Xp and Xn terminal currents are reflected to the respective Z terminals, namely Zp and Zn. (It is worth emphasizing that, for this device, there is no direct relation between the Zp and Zn terminal currents).

The port relations of an ideal DXCCII shown in Fig.1 can be characterized by

$$\begin{bmatrix} I_Y \\ V_{Xp} \\ V_{Xn} \\ I_{Zp} \\ I_{Zn} \end{bmatrix} = \begin{bmatrix} 0 & 0 & 0 \\ 1 & 0 & 0 \\ -1 & 0 & 0 \\ 0 & 1 & 0 \\ 0 & 0 & \pm 1 \end{bmatrix} \begin{bmatrix} V_Y \\ I_{Xp} \\ I_{Xn} \end{bmatrix} \quad (1)$$

The proposed circuits for realizing grounded inductor simulators are shown in Fig. 2. Routine analyses of the circuits in Fig.2 are given in Tab. 1.

The proposed circuits present various useful features. For example, the circuit in Fig. 2a and Fig. 2b are canonical in the number of passive as well as active elements as in [24]. Furthermore, the proposed circuits in Fig. 2c and Fig. 2d are convenient for the compensation of the undesired parasitic resistances of the DXCCII different from circuits in [24]. The circuit in Fig. 2c has resistors in series to Xp and Xn terminals. If they are chosen sufficiently higher than the parasitic resistors at the Xp and Xn terminals, undesired effects arising from these parasitics can be compensated. In Fig. 2d, all resistors are grounded and parallel to the terminals of the DXCCII which compensates for parasitic resistors at the high impedance ports of the DXCCII. Moreover, the grounded resistors in Fig. 2d can be implemented by MOSFET transistors [29], so it has easy implementation and electronic tunability advantage over the circuits in [24]. Lastly, the circuits in Fig. 2b and Fig. 2f provide a series RL realization different from the circuits in [24]. On the other hand, indeed ref. [24] includes only one pure inductor circuit, because the most of the topologies lead to negative inductance or resistor realizations. However, our study presents five different pure inductance simulator topologies. Consequently, the circuits presented in this study have advantageous features over previous DXCCII based designs and improve design capabilities of DXCCII.

3. Simulations

The DXCCII is constructed using the schematic implementation in Fig. 3 with DC supply voltages equal to ± 2.5 V and bias voltages equal to $V_{bn}=V_{bp}=0$ V and $V_{bias}=1.44$ V. The MOS transistors are simulated using TSMC CMOS 0.35 μ m process model parameters. The aspect ratios of the transistors are given in Tab. 2. The main performances of the classical [25] and constructed DXCCII are summarized in Tab. 3. From Tab. 3 it can be seen that the performance of the proposed DXCCII is




Fig. 2. Inductance simulators realized using single DXCCII.

improved in terms of the linearity, the accuracy of the current gain (α) and voltage gain (β), and the output resistance (R_Z). The proposed circuit shown in Fig. 2a is simulated with the following passive element values: $G_1 = G_2 = 0.1 \text{ mS}$ ($R_1 = R_2 = 10 \text{ k}\Omega$) and $C = 25 \text{ pF}$, which results in $L_{eq} = 5 \text{ mH}$. The frequency responses of the impedances of the proposed inductance simulator in Fig. 2a and an ideal inductance are shown in Fig. 4. As it can be observed from Fig. 4, the proposed inductance simulator circuit operates up to 10 MHz.




Fig. 3. The cascode dual-X current conveyor (DXCCII).

No	Type	Matching condition	L_{eq}	R_{eq}	Circuit
1	Pure L	$G_1 = G_2$	$L_{eq} = 2C/G_1^2$	-	Fig. 2a
2	Series RL	No	$L_{eq} = C/(4G_1G_2)$	$R_{eq} = 1/(4G_2)$	Fig. 2b
3	Pure L	$G_1 = G_3, 3G_2 = 2G_3$	$L_{eq} = C/(2G_1^2)$	-	Fig. 2c
4	Parallel RL	$G_1 = G_3, 3G_2 = G_3$	$L_{eq} = 2C/G_1^2$	$R_{eq} = 2/(3G_1)$	Fig. 2c
5	Parallel RL	No	$L_{eq} = C/(G_1G_3)$	$R_{eq} = 1/(G_1 - G_2 + G_3)$	Fig. 2d
6	Pure L	$G_1 = G_2 - G_3$	$L_{eq} = C/(G_1G_3)$	-	Fig. 2d
7	Parallel RL	No	$L_{eq} = C/(4G_1G_3)$	$R_{eq} = 1/(4G_1 - G_2)$	Fig. 2e
8	Pure L	$G_2 = 4G_1$	$L_{eq} = C/(4G_1G_3)$	-	Fig. 2e
9	Series RL	No	$L_{eq} = 2C/(G_2G_3)$	$R_{eq} = (2G_1 - G_2 + G_3)/(G_2G_3)$	Fig. 2f
10	Pure L	$G_2 = 2G_1 + G_3$	$L_{eq} = 2C/[G_2(G_2 - 2G_1)]$	-	Fig. 2f

Tab. 1. Various types of inductors realized with the presented circuits.

Transistors	W [μm]	L [μm]
M ₁ -M ₂	1.4	0.7
M ₃ , M ₇ -M ₈	2.8	0.7
M ₄ -M ₅	2.4	0.7
M ₆ , M ₉ -M ₁₀	4.8	0.7
M ₁₁ -M ₂₈	9.6	0.7

Tab. 2. Transistors aspect ratios for the proposed circuit.

Parameters	Classical DXCCII	Proposed DXCCII
Linearity V_X/V_Y	$\pm 0.8 \text{ V}$	$\pm 0.8 \text{ V}$
Linearity I_Z/I_X	-140-150 μA	-140-150 μA
V_X/V_Y gain (α)	0.99	0.99
I_Z/I_X gain (β)	0.99	0.99
V_X/V_Y $f_{-3\text{dB}}$	0.76 GHz	1.2 GHz
I_Z/I_X $f_{-3\text{dB}}$	0.60 GHz	1.08 GHz
Output resistance (R_Z)	240 k Ω	32.5 M Ω

Tab. 3. Circuit performances of the classical [25] and proposed DXCCII.




Fig. 4. Ideal and simulated frequency responses of impedance of inductance.

To demonstrate the performance of the inductance simulator proposed in Fig. 2a, we use it in the structure of a fifth-order Butterworth high-pass ladder filter shown in Fig. 5. The passive elements are selected as $C_1 = C_2 = 0.1 \text{ nF}$, $C_3 = 0.2 \text{ nF}$, $R_L = R_S = 1 \text{ k}\Omega$, and synthetic inductors $L_{eq1} = 50 \text{ }\mu\text{H}$, $L_{eq2} = 100 \text{ }\mu\text{H}$, which results in a 3dB frequency of 1.59 MHz. Both ideal and simulated fifth-order high-pass ladder filter responses are shown in Fig. 6.




Fig. 5. Fifth-order high-pass ladder filter prototype.




Fig. 6. Ideal and simulated frequency responses of the fifth-order Butterworth high-pass ladder filter.

To illustrate another application of the proposed inductance simulator, a current-mode multifunction filter was designed and simulated. The basic cell is an inductor simulator with a parallel capacitor C_L and resistor R_L to form parallel resonant circuit shown in Fig. 7. In this fig-

ure, actively simulated inductance simulator circuit in Fig. 2a replaces the parallel L circuit. The element values of the realized filter are chosen as follows: $C_L=50$ pF, $R_L=10$ k Ω , $R_1=10$ k Ω , $R_2=10$ k Ω and $C=25$ pF, thus an inductor with $L_{eq}=5$ mH is obtained which results in pole frequency $f_p=0.321$ MHz. The parallel resonant filter circuit in Fig. 7 is simulated with PSPICE program using a CMOS realization of DXCCII shown in Fig. 3. Simulated high-pass (I_{HP}), low-pass (I_{LP}), and band-pass (I_{BP}) responses of the parallel resonant circuit are given in Fig. 8.




Fig. 7. Parallel resonant filter circuit.

To test the input dynamic range of the filter in Fig. 7, the simulation of the second-order high-pass filter output of the resonant filter application has been repeated for a sinusoidal input signal at $f_o=321$ kHz. Fig. 9 shows time-domain analysis for a 60 μ A peak-to-peak sinusoidal input signal. Fig. 10 shows that within the given input dynamic range the filter causes insignificant total harmonic distortion (THD).




Fig. 8. Ideal and simulated high-pass, low-pass and band-pass responses of the parallel resonant filter circuit.




Fig. 9. The input and output waveforms of the parallel resonant high-pass filter example in Fig. 7.




Fig. 10. Total harmonic distortion for various input current amplitudes for the parallel resonant high-pass filter application.

4. Conclusions

In this paper, we presented six novel grounded inductor simulator topologies, which have advantageous features over previous DXCCII based designs. A voltage mode fifth-order elliptic filter and a current mode multi-function filter are constructed and simulated using one of the presented inductance simulator circuits as application examples. We performed simulations with SPICE using 0.35 μ m TSMC CMOS technology. Simulation results well confirm the theoretical analysis.

Acknowledgements

This work was supported by Bogazici University Research Fund with the project code 08N304.

References

- [1] YUCE, E., MINAEI, S., CICEKOGLU, O. A novel grounded inductor realization using a minimum number of active and passive components. *ETRI Journal*, 2005, vol. 27, no. 4, p. 427 - 432.
- [2] YUCE, E. Inductor implementation using a canonical number of active and passive elements. *International Journal of Electronics*, 2007, vol. 94, no. 4, p. 317-326.
- [3] YUCE, E., MINAEI, S., CICEKOGLU, O. Limitations of the simulated inductors based on a single current conveyor. *IEEE Transactions on Circuits and Systems-I: Regular Papers*, 2006, vol. 53, no. 12, p. 2860-2867.
- [4] METIN, B., CICEKOGLU, O. A novel floating lossy inductance realization topology with NICs using current conveyors. *IEEE Trans. on Circuits and Systems II*, 2006, vol. 53, no. 6, p. 483-486.
- [5] KACAR, F. New lossless inductance simulators realization using a minimum active and passive components. *Microelectronics Journal*, 2010, vol. 41, no. 2-3, p. 109-113.
- [6] YUCE, E. Grounded inductor simulators with improved low frequency performances. *IEEE Transactions on Instrumentation and Measurement*, 2008, vol. 57, no. 5, p. 1079-1084.

- [7] SEDEF, H., ACAR, C. A new floating inductor circuit using differential voltage current conveyors. *Frequenz*, 2000, vol. 54, p. 123-125.
- [8] INCEKARA OGLU, M., CAM, U. Realization of series and parallel R-L and C-D impedances using single differential voltage current conveyor. *Analog Integrated Circuits and Signal Processing*, 2005, vol. 43, p. 101-104.
- [9] HWANG, Y.-S., WU, D.-S., CHEN, J.-J., SHIH, C.-C., CHOU, W.-S. Design of current-mode MOSFET-C filters using OTRAs. *International Journal of Circuit Theory and Applications*, 2009, vol. 37, p. 397-411.
- [10] CAM, U., CICEKOGLU, O., KUNTMAN, H. Universal series and parallel immittance simulators using four terminal floating nullors. *Analog Integrated Circuits and Signal Processing*, 2000, vol. 25, p. 59-66.
- [11] WANG, H. Y., LEE, C. T. Realisation of R-L and C-D immittances using single FTFN. *Electronics Letters*, 1998, vol. 34, p. 502-503.
- [12] YUCE, E., MINAEI, S. A modified CFOA and its applications to simulated inductors, capacitance multipliers, and analog filters. *IEEE Transactions on Circuits and Systems I- Regular Papers*, 2008, vol. 55, no. 1, p. 254-263.
- [13] LIU, S. I., WANG, H.Y. Realisation of R-L and C-D impedances using a current feedback amplifier and its applications. *Electronics Letters*, 1994, vol. 30, p. 380-381.
- [14] PSYCHALINOS, C., SPANIDOU, A. Current amplifier based grounded and floating inductance simulators. *AEU*, 2006, vol. 60, p. 168-171.
- [15] JAIKLA, W., SIRIPRUCHYANUN, M. A. Systematic design of electronically tunable ladder filters employing DO-OTAs. In *Proceedings of the 3rd ECTI Annual Conference ECTI-CON 2007*. Chiang Rai (Thailand), 2007, p. 61-64.
- [16] HWANG, Y.-S., WU, D.-S., CHENA, J.-J., CHOU, W.-S. Realization of current-mode high-order filters employing multiple output OTAs. *AEU*, 2008, vol. 62, p. 299-303.
- [17] KESKIN, A. U., ERHAN, H. CDBA-based synthetic floating inductance circuits with electronic tuning properties. *ETRI Journal*, 2005, vol. 27, p. 239-241.
- [18] BIOLEK, D., BIOLKOVA, V. SFG simulation of general ladder filters using CDBAs. In *Proceedings of the ECCTD03*. Krakow (Poland), 2003, vol. III, p. 397-400.
- [19] UYGUR, A., KUNTMAN, H. Seventh-order elliptic video filter with 0.1 dB pass band ripple employing CMOS CDTAs. *AEU*, 2007, vol. 61, p. 320-328.
- [20] BIOLEK, D., BIOLKOVA, V. Tunable ladder CDTA-based filters. In *4th Multiconference WSEAS 2003*. Puerto De La Cruz (Tenerife, Spain), 2003, p. 1 - 3.
- [21] PRASAD, D., BHASKAR, D. R., SINGH, A. K. New grounded and floating simulated inductance circuits using current differencing transconductance amplifiers. *Radioengineering*, 2010, vol. 10, no. 1, p. 194-198.
- [22] SAGBAS, M. Component reduced floating $\pm L$, $\pm C$ and $\pm R$ simulators with grounded passive components. *AEU*, 2011, doi:10.1016/j.aeue.2011.01.006 (available online.)
- [23] ZEKI, A., TOKER, A. DXCCII-based tunable gyrator. *AEÜ*, 2005, vol. 34, no. 1, p. 59-62.
- [24] KACAR, F., YESIL, A. Novel grounded parallel inductance simulators realization using a minimum number of active and passive components. *Microelectronics Journal*, 2010, vol. 41, no. 10, p. 632-638.
- [25] ZEKI, A., TOKER, A. The Dual-X Current Conveyor (DXCCII): A new active device for tunable continuous-time filters. *Int. Journal of Electronics*, 2002, vol. 89, no. 12, p. 913-923.
- [26] KACAR, F., METIN, B., KUNTMAN, H. A new CMOS dual-X second generation current conveyor (DXCCII) with an FDNR circuit application. *AEÜ*, 2010, vol. 64, no. 8, p. 774-778.
- [27] BAKER, R. J., LI, H. W., BOYCE, D. E. *CMOS Circuit Design, Layout, and Simulation*. Chapter 7. New York: IEEE Press, 1998.
- [28] AWAD, A., SOLIMAN, A. M. Inverting second generation current conveyors: the missing building blocks, CMOS realizations and applications. *International Journal of Electronics*, 1999, vol. 86, p. 413-432.
- [29] WANG, Z. 2-MOSFET transistors with extremely low distortion for output reaching supply voltage. *Electronics Letters*, 1990, vol. 26, no. 13, p. 951-952.

About Author ...

Bilgin METIN received the B.Sc. degree in Electronics and Communication Engineering from Istanbul Technical University, Istanbul, Turkey in 1996 and the M.Sc. and Ph.D. degrees in Electrical and Electronics Engineering from Bogazici University, Istanbul, Turkey in 2001 and 2007, respectively. He is currently an Assistant Professor in the Management Information Systems Department of Bogazici University. His research interests include continuous time filters, analog signal processing applications, current-mode circuits, computer networks and network security. He was given the best student paper award of ELECO'2002 conference in Turkey. He has over 35 publications in scientific journals or conference proceedings.