



# Resistorless Electronically Tunable Grounded Inductance Simulator Design

HERENCSÁR, N.; KARTCI, A.

Proceedings of the 2017 40th International Conference on Telecommunications and Signal Processing (TSP)

pp. 279-282

eISBN: 978-1-5090-3982-1

DOI: <http://dx.doi.org/10.1109/TSP.2017.8075987>

Accepted manuscript

©2017 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works. Norbert Herencsar, Aslihan Kartci, "Resistorless electronically tunable grounded inductance simulator design", Proceedings of the 2017 40th International Conference on Telecommunications and Signal Processing (TSP), pp. 279-282, 2017. DOI: 10.1109/TSP.2017.8075987. Final version is available at <http://ieeexplore.ieee.org/document/8075987/>

# Resistorless Electronically Tunable Grounded Inductance Simulator Design

Norbert Herencsar\* and Aslihan Kartci\*\*

\*Department of Telecommunications / \*\*Department of Radio Electronics  
Brno University of Technology  
Technicka 3082/12, 616 00 Brno, Czech Republic  
Emails: {herencsn; kartci}@feec.vutbr.cz

**Abstract**—A new realization of grounded lossless positive inductance simulator (PIS) using simple inverting voltage buffer and unity-gain current follower/inverter (CF±) is reported. Considering the input intrinsic resistance of CF± as useful active parameter, the proposed PIS can be considered as resistorless circuit and it only employs in total 16 Metal-Oxide-Semiconductor (MOS) transistors and a grounded capacitor. The resulting equivalent inductance value of the proposed simulator can be adjusted via change of input intrinsic resistance of CF± by means of its supply voltages. The behavior of the proposed simulator circuit is tested via implementation in voltage-mode 5th-order high-pass filter RLC prototype with Bessel, Butterworth, and Chebyshev I approximation. Theoretical results are verified by SPICE simulations using TSMC 0.18 μm level-7 LO EPI SCN018 CMOS process parameters with ±0.9 V supply voltages.

**Keywords**—Positive inductance simulator; PIS; grounded lossless circuit; current follower; inverting voltage buffer; 5th-order high-pass filter; RLC prototype; Bessel; Butterworth; Chebyshev I; voltage-mode.

## I. INTRODUCTION

The importance of grounded lossless positive inductance simulator (PIS) in circuit theory is well known [1]. Monolithic printed spiral inductors have several drawbacks, for an instance substrate resistive losses, capacitive couplings, not easy tunability in the passive case due to lead of component variations by process tolerances and too costly [2], [3]. Therefore, in order to overcome these disadvantages, researchers have started to focus on ASIC design of synthetic inductors. Therefore, in many cases the size of inductors has been reduce, especially the higher valued ones, their cost, and add the tunability feature for quality factor tuning. A part of those used several passive components in grounded or floating form. Thus, attention was widely focused on the characterization of a passive inductor as an active inductance simulator using different analog building blocks (ABBs), in particularly gain-variable third-generation current conveyor (GVCCIII) [3], modified dual-output differential difference current conveyor (MDO-DDCC) [4], differential second-generation current conveyor (DCCII) [5], [6], modified inverting and conventional first- and second-generation current conveyor (MICCI/MICCII/CCI/CCII) [7]–[11], dual-X second-generation current conveyor (DXCCII) [12], differential

voltage current conveyor (DVCC) [13], current-feedback operational amplifier (CFOA) [14], z-copy current-controlled current inverting transconductance amplifier (ZC-CCCITA) [15], positive four-terminal-floating-nullor (PFTFN) [16], differential difference operational mirrored amplifier (DDOMA) [17], voltage differencing inverting buffered amplifier (VDIBA) [18], etc. and their equivalent using commercially available devices [19].

The aim of this paper is to increase the variety of inductance simulator circuits in the literature with introduction of a new PIS topology based on two inverting voltage buffers (IVBs), unity-gain current follower/inverter (CF±), and one grounded capacitor. The proposed circuit is electronically tunable via change of intrinsic input resistance of CF± by means of its supply voltages. The behavior of the proposed simulator circuit is tested in voltage-mode 5th-order high-pass filter RLC prototype with Bessel, Butterworth, and Chebyshev I approximation. SPICE simulation results have been performed to confirm the theory.

## II. CIRCUIT DESCRIPTION

Basic NMOS-based CMOS IVB is shown in Fig. 1(a) [20], [21]. Considering non-ideal IVB, in which assuming that both transistors work in saturation region,  $V_{THN1} = V_{THN2}$ ,  $+V_{DD} = -V_{SS}$ , and  $k_{N1} = k_{N2}$ , it can be described by the following hybrid matrix:

$$\begin{bmatrix} I_{in} \\ V_{out} \end{bmatrix} = \begin{bmatrix} 0 & 0 \\ -\beta(s) & R_{IVB_o} \end{bmatrix} \begin{bmatrix} V_{in} \\ I_{out} \end{bmatrix}, \quad (1)$$




Fig. 1. CMOS implementations: (a) inverting voltage buffer (IVB), (b) unity-gain current follower/inverter (CF±).

Research described in this paper was financed by the National Sustainability Program under grant LO1401 and by the Czech Science Foundation under grant no. 16-11460Y. For the research, infrastructure of the SIX Center was used.




Fig. 2. (a) Symbol of a PIS, (b) CMOS implementation of proposed resistorless PIS including the main parasitics.

where in (1) the main source of non-ideality is a non-zero output resistance  $R_{IVB_o} \cong (1/g_{m2}) \parallel r_{o1}$  of the output terminal. Note that the  $\beta(s)$  is frequency-dependent non-ideal voltage gain, which using a single-pole model can be expressed as  $\beta(s) = \beta_0/(1 + s\tau_{\beta})$ , where  $\beta_0 = 1 - \varepsilon_{\beta v}$  is DC voltage gain of IVB and  $\varepsilon_{\beta v}$  denotes voltage tracking error with  $|\varepsilon_{\beta v}| \ll 1$ .

Similarly, the unity-gain  $CF_{\pm}$  is a three-terminal ABB with CMOS implementations shown in Fig. 1(b) [18], [22]–[24]. Using standard notation and taking into account its main parasitics, it can be described by the following hybrid matrix:

$$\begin{bmatrix} V_x \\ I_{z+} \\ I_{z-} \end{bmatrix} = \begin{bmatrix} R_x & 0 & 0 \\ \alpha_+(s) & sC_{z+} + 1/R_{z+} & 0 \\ -\alpha_-(s) & 0 & sC_{z-} + 1/R_{z-} \end{bmatrix} \begin{bmatrix} I_x \\ V_{z+} \\ V_{z-} \end{bmatrix}, \quad (2)$$

where in (2) the main source of non-idealities is firstly the intrinsic input impedance  $R_x$ , which value can be found and approximated as given in [22] and its value can be set via supply voltages. Equivalent resistance seen at output ports  $z_{\pm}$  can be expressed as  $R_{z+} \cong r_{o2} \parallel r_{o4}$  and  $R_{z-} \cong r_{o7} \parallel r_{o10}$ , respectively. Secondly, the main source of non-idealities is parasitic admittance  $Y_{z\pm}$  at terminals  $z_{\pm}$ , which is modeled by a parallel non-ideal output resistance  $R_{z\pm}$  and capacitance  $C_{z\pm}$ . Note that the  $\alpha_j(s)$  for  $j = \{+, -\}$  are frequency-dependent non-ideal current gains, which using a single-pole model can be defined as  $\alpha_j(s) = \alpha_{j0}/(1 + s\tau_{\alpha j})$ , where  $\alpha_{j0} = 1 - \varepsilon_{\alpha j}$  are DC current gains of  $CF_{\pm}$ ,  $\varepsilon_{\alpha j}$  denote current tracking errors described as  $|\varepsilon_{\alpha j}| \ll 1$ . In ideal case the above mentioned voltage  $\beta_0$  and current  $\alpha_{j0}$  gains are unity.

### III. INDUCTANCE SIMULATOR DESIGN

Symbol of a lossless PIS and the CMOS implementation of proposed resistorless PIS including the main parasitics are shown in Figs. 2(a) and (b), respectively. Considering the use of a single grounded capacitor and assuming non-idealities of ABBs, i.e. the input intrinsic resistances  $R_{xk}$  at  $x$  terminal of  $CF_{\pm}$ s as useful active parameters, finite output admittances at ports  $z_{\pm}$ , non-zero output resistance  $R_{IVB_{ok}}$  of the output terminal of IVBs, and DC voltage gains  $\beta_{ok}$  and current gains  $\alpha_{jok}$  of both ABBs for  $k = \{1, 2\}$ , its routine circuit analysis yields the following input impedance:

$$\begin{aligned} Z_{in}'(s) &= \frac{V_{in}}{I_{in}} = \\ &= R_{lossy} + sL_{eq} = \frac{R_1' R_2'}{\alpha_{-o1} \alpha_{+o2} \beta_{o1} \beta_{o2} Z} + \frac{R_1' R_2' s C'}{\alpha_{-o1} \alpha_{+o2} \beta_{o1} \beta_{o2}}, \end{aligned} \quad (3)$$

where  $R_k' = R_{IVB_{ok}} + R_{xk}$ ,  $C' = C + C_{z-1}$ , while  $Z = R_{z-1}$ . Note that (3) results in lossy grounded inductance simulator (serial R-L) with quality factor:

$$Q_L = \frac{\omega L_{eq}}{R_{lossy}} = \omega C' R_{z-1}. \quad (4)$$

Hence, its quality factor of PIS is frequency dependent and has finite value.

### IV. SIMULATION RESULTS

To verify the theoretical analysis, the proposed grounded lossless PIS in Fig. 2(b) has been simulated using SPICE program. DC power supply voltages were set  $+V_{DD} = -V_{SS} = 0.9$  V. In the design, transistors are modeled by the TSMC 0.18  $\mu\text{m}$  level-7 LO EPI SCN018 CMOS process parameters ( $V_{THN} = 0.3725$  V,  $\mu_N = 259.5304$   $\text{cm}^2/(\text{V}\cdot\text{s})$ ,  $V_{THP} = -0.3948$  V,  $\mu_P = 109.9762$   $\text{cm}^2/(\text{V}\cdot\text{s})$ ,  $T_{OX} = 4.1$  nm) [25]. Main design parameters of used ABBs are available in [18] and the aspect ratios of CMOS transistors in PIS are listed in Table I. All simulations were done with setting temperature as 25°C.

Additionally, the proposed PIS was simulated with the following active parameters and passive element values:  $R_k'$  [18] and  $C = \{12.11; 38.63\}$  pF, which result in  $L_{eq} = \{98.36; 313.79\}$   $\mu\text{H}$ , respectively. The ideal and simulated magnitude and phase responses are shown in Fig. 3. Due to parasitics, the performance of the proposed lossless PIS is reduced.

TABLE I. TRANSISTOR DIMENSIONS OF PIS.

NMOS Transistors	W/L ( $\mu\text{m}$ )/( $\mu\text{m}$ )	PMOS Transistors	W/L ( $\mu\text{m}$ )/( $\mu\text{m}$ )
M <sub>1</sub> , M <sub>2</sub> , M <sub>11</sub> , M <sub>12</sub>	54/0.18	M <sub>5</sub> , M <sub>6</sub> , M <sub>9</sub> , M <sub>10</sub> , M <sub>15</sub> , M <sub>16</sub>	8.64/1.08
M <sub>3</sub> , M <sub>4</sub> , M <sub>7</sub> , M <sub>8</sub> , M <sub>13</sub> , M <sub>14</sub>	2.16/1.08		




Fig. 3. Ideal and simulated magnitude and phase responses of the proposed PIS with different impedances relative to frequency.




Fig. 4. Simulated magnitude and phase responses of the impedance of the grounded lossless PIS with value  $L_{eq} = 98.36 \mu\text{H}$  vs. frequency for different supply voltage of  $CF_{\pm}$ .

Considering 10 deg. phase deviation, the useful frequency ranges for  $L_{eq}$  with values mentioned above are about 300 kHz up to 30 MHz and 100 kHz up to 16 MHz, respectively. Figure 4 shows the simulated magnitude and phase responses of the impedance of the grounded lossless PIS with value  $L_{eq} = 98.36 \mu\text{H}$  vs. frequency for different supply voltage of  $CF_{\pm}$ .

To demonstrate the usefulness of the proposed resistorless grounded lossless PIS, it was used in a 5th-order high-pass filter (HPF) realization. The passive RLC prototype is shown in Fig. 5. Passive component values and design parameters obtained for  $f \cong 1 \text{ MHz}$  cut-off frequency with Bessel, Butterworth, and Chebyshev I type (with passband ripple 1 dB) approximations are given in Table II. Ideal and simulated gain

TABLE II. PASSIVE COMPONENT VALUES AND DESIGN PARAMETERS USED IN 5TH-ORDER HIGH-PASS FILTER RLC PROTOTYPE

Components	Bessel approximation	Butterworth approximation	Chebyshev I approximation
$R_S, R_P$ (k $\Omega$ )	1		
$C_{S1}$ (pF)	913.11	257.5	74.55
$C_{S2}$ (pF)	197.95	79.58	53.03
$C_{S3}$ (pF)	70.48	257.5	74.55
$L_{P1}$ ( $\mu\text{H}$ ) [ $C_{P1} L_{eq}$ (pF)]	313.79 [38.63]	98.36 [12.11]	145.9 [17.96]
$L_{P2}$ ( $\mu\text{H}$ ) [ $C_{P2} L_{eq}$ (pF)]	143.25 [17.64]		




Fig. 5. 5th-order high-pass RLC ladder prototype.




Fig. 6. Ideal and simulated gain characteristics of the 5th-order VM high-pass filter with three different approximations.




Fig. 7. Monte Carlo analysis: Gain response changes of 5th-order VM high-pass filter with Chebyshev I approximation due to 5% tolerance of passive component values.

characteristics of designed RLC ladder prototype equivalents are shown in Fig. 6. In order to observe possible manufacturing process variations and their effect on 5th-order HPF designed from RLC ladder prototype equivalent based on Chebyshev I type approximations, Monte Carlo analysis was performed with




Fig. 8. Monte Carlo analysis: Gain variation of the 5th-order VM high-pass filter with Chebyshev I approximation at 1 MHz.

5% tolerance for passive component values and 300 runs. Figure 7 shows the simulated gain response of the proposed filter. The histogram in Fig. 8 demonstrates the variation of the gain of the selected filter at 1 MHz. From obtained results it can be seen that they are in very good agreement with the theory.

## V. CONCLUSION

In this paper, an electronically tunable grounded inductance simulator topology has been presented. It employs simple inverting voltage buffers and unity-gain current follower/inverter as active building blocks and one grounded capacitor as passive element. In total it is composed of 16 Metal-Oxide-Semiconductor (MOS) transistors. Additional main advantages of introduced inductance simulator are the following: (i) employs grounded capacitor, (ii) resistorless circuit, (iii) composed of low number of transistors, (iv) tunability, and (v) provides high linearity and wide bandwidth in high frequencies. To demonstrate the validity of the proposed grounded PIS, its behavior is tested in voltage-mode 5th-order high-pass filter RLC prototype with Bessel, Butterworth, and Chebyshev I approximation. The simulation results verify the theoretical analysis.

## REFERENCES

- [1] F. Yuan, *CMOS Active Inductors and Transformers: Principle, Implementation, and Applications*. Springer Sci. & Busin. Media, 2008.
- [2] G. Thanachayanont and A. Payne, "CMOS floating active inductor and its applications to bandpass filter and oscillator designs," *IEEE Proc. Circuits Devices Systems*, vol. 147, pp. 42-48, 2000.
- [3] E. Yuçe, S. Minaei, and O. Cicekoglu, "Limitations of the simulated inductors based on a single current conveyor," *IEEE Trans. Circuits Syst.—I*, vol. 53, pp. 2860-2867, 2006.
- [4] M. A. Ibrahim, S. Minaei, E. Yuçe, N. Herencsar, and J. Koton, "Lossy/lossless floating/grounded inductance simulation using one DDCC," *Radioengineering*, vol. 21, no. 1, pp. 3-10, 2012.
- [5] B. Metin, "Canonical inductor simulators with grounded capacitors using DCCII," *International Journal of Electronics*, vol. 99, no. 7, pp. 1027-1035, 2012.
- [6] B. Metin, N. Herencsar, J. Koton, and J. W. Horng, "DCCII-based novel lossless grounded inductance simulators with no element matching constrains," *Radioengineering*, vol. 23, pp. 532-4538, 2014.

- [7] C. L. Hou, R. D. Chen, Y. P. Wu, and P. C. Hu, "Realization of grounded and floating immittance function simulators using current conveyors," *International Journal of Electronics*, vol. 74, pp. 917-923, 1993.
- [8] G. Ferri and N. Guerrini, "High-valued passive element simulation using low-voltage low-power current conveyors for fully integrated applications," *IEEE Trans. on Circuits and Systems—II*, vol. 48, pp. 405-409, 2001.
- [9] E. Yuçe, "Inductor implementation using a canonical number of active and passive elements," *International Journal of Electronics*, vol. 94, no. 4, pp. 317-326, 2007.
- [10] E. Yuçe, S. Minaei, and O. Cicekoglu, "A novel grounded inductor realization using a minimum number of active and passive components," *ETRI Journal*, vol. 27, no. 4, pp. 427-432, 2005.
- [11] E. Arslan, B. Metin, N. Herencsar, J. Koton, A. Morgul, and O. Cicekoglu, "High performance wideband CMOS CCI and its application in inductance simulator design," *Advances in Electrical and Computer Engineering*, vol. 12, no. 3, pp. 21-26, 2012.
- [12] I. Myderrizi, S. Minaei, and E. Yuçe, "DXCCII-based grounded inductance simulators and applications," *Microelectronics Journal*, vol. 42, no. 9, pp. 1074-1081, 2011.
- [13] M. Incekaraoğlu and U. Cam, "Realization of series and parallel R-L and C-D impedances using single differential voltage current conveyor," *Analog Integrated Circuits and Signal Processing*, vol. 43, no. 1, pp. 101-104, 2005.
- [14] A. Lahiri, "Simulated grounded inductor needs no external capacitors," *Electronic Design*, vol. 57, no. 7, pp. 52-53, 2009.
- [15] N. Herencsar, A. Lahiri, J. Koton, K. Vrba, and B. Metin, "Realization of Resistorless Lossless Positive and Negative Grounded Inductor Simulators Using Single ZC-CCCITA," *Radioengineering*, vol. 21, no. 1, 2012.
- [16] P. Kumar and R. Senani, "New grounded simulated inductance circuit using a single PFTFN," *Analog Integrated Circuits and Signal Processing*, vol. 62, no. 1, pp. 105-112, 2010.
- [17] A. Soltan and M. A. Soliman, "CMOS differential difference operational mirrored amplifier," *International Journal of Electronics and Communications (AEU)*, vol. 63, no. 9, pp. 793-800, 2009.
- [18] A. Kartci, N. Herencsar, K. Vrba, and S. Minaei, "Novel grounded capacitor-based resistorless tunable floating/grounded inductance simulator," In *Proc. of the 2016 IEEE 59th International Midwest Symposium on Circuits and Systems (MWSCAS)*, Abu Dhabi, UAE, 2016, pp. 1-4.
- [19] S. Siripongdee and W. Jaikla, "Electronically controllable grounded inductance simulators using single commercially available IC: LT1228," *International Journal of Electronics and Communications (AEU)*, vol. 76, pp. 1-10, 2017.
- [20] A. S. Sedra and K. C. Smith, *Microelectronic Circuits*. Oxford University Press, 5th ed., 2004.
- [21] N. Herencsar, J. Koton, K. Vrba, and O. Cicekoglu, "Low-voltage fully cascaded resistorless transadmittance-mode all-pass filter," In *Proc. of the 2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS)*, College Station, TX, USA, 2014, pp. 185-188.
- [22] L. Safari, S. Minaei, and E. Yuçe, "CMOS first-order current-mode all-pass filter with electronic tuning capability and its applications," *Journal of Circuits, Systems, and Computers*, vol. 22, no. 3, 1350007-17p, 2013.
- [23] N. Herencsar, J. Koton, K. Vrba, S. Minaei, and I. C. Goknar, "New low-voltage low-power VM all-pass filter using current follower with non-unity gain," In *Proc. of 2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS)*, College Station, TX, USA, 2014, pp. 571-574.
- [24] N. Herencsar, J. Jerabek, J. Koton, K. Vrba, S. Minaei, and I. C. Goknar, "Pole frequency and pass-band gain tunable novel fully-differential current-mode all-pass filter," In *Proc. of 2015 IEEE International Symposium on Circuits and Systems (ISCAS)*, Lisbon, Portugal, 2015, pp. 2668-2671.
- [25] TSMC 0.18  $\mu\text{m}$  level-7 LO EPI SCN018 CMOS technology parameters.