Resistorless Current-Mode First-Order All-Pass Filter with Electronic Tuning
Employing Low-Voltage CBTA and Grounded Capacitor

Norbert Herencsár and Jaroslav Koton
Department of Telecommunications,
Brno University of Technology, Technická 3082/12, 616 00 Brno, Czech Republic
herencsar@feec.vutbr.cz
koton@feec.vutbr.cz

Abhirup Lahiri
D3-Friends Apartments,
IP Extension, Delhi, India
lahiriabhirup@yahoo.com

Umut E. Ayten
Department of Electronics and Communication Engineering,
Yıldız Technical University, Davutpasa Mah., 34220-Esenler, Istanbul, Turkey
ayten@yildiz.edu.tr

Mehmet Sagbas
Department of Electric-Electronics Engineering,
Yeni Yüzyıl University, 34010-Zeytinburnu, Istanbul, Turkey
sagbas@gmail.com

Received (1 January 2017)
Revised (30 March 2017)
Accepted (25 May 2017)

In this paper, a new realization of a current-mode first-order all-pass filter (APF) using a single active building block (ABB) and one grounded capacitor is presented. As the ABB, the current backward transconductance amplifier (CBTA) is used, which is one of the most recently reported active elements in the literature. The theoretical results are in detail verified by numerous SPICE simulations using a new low-voltage implementation of CBTA. In the design, the PTM 90 nm level-7 CMOS process BSIM3v3 parameters with ±0.45 V supply voltages were used. The proposed resistorless CBTA-C APF provides easy electronic tuning of the pole frequency in frequency range from 763 kHz to 17.6 MHz, which is more than one decade. Maximum power dissipation of the circuit is 828 μW at bias current 233 μA. Non-ideal, parasitic effects, sensitivity analyses, temperature and noise variation, current swing capability, and Monte Carlo analysis results are also provided. Compared to prior state-of-the-art works, the proposed CBTA-C APF has achieved the highest Figure of Merit value, which proves its superior performance.

Keywords: All-pass filter; current-mode circuit; current backward transconductance amplifier; CBTA; first-order filter; FoM; low-voltage; grounded capacitor; tunable filter; resistorless circuit.

* This paper was recommended by Regional Editor...
† Corresponding author.
First-order all-pass filters (APFs) are very important circuits for many analog signal processing applications. It is known that they are with advantage used for design of high-$Q$ frequency-selective circuits, quadrature/multiphase oscillators, for phase equalization, and for frequency dependent delay design while keeping the amplitude of the output signal constant over the desired frequency range\(^1\). In general, the desired features for a current-mode (CM) APF can be the following:

(i) low impedance character of current input terminal, which is needed for easy cascading,
(ii) high output-impedance at current-mode output, which is required for direct load connection,
(iii) used capacitor is grounded, which is advantageous for monolithic integration,
(iv) no external resistor is used, i.e. circuit is resistorless,
(v) inherent electronic tuning of pole frequency is possible,
(vi) no passive and/or active matching constraints are required.

The recent surge in the interest of CM signal processing has led to large number of realizations of CM APFs using a variety of active building blocks (ABBs)\(^2\)–\(^6\). Detailed comparison of these hitherto published CM APFs with here proposed one is given in Table 1. Among these filter topologies the realizations in Refs. 2–4 are based on bipolar junction transistors, employ dual-output current followers (DO-CFs), or DO-CFs in interconnection with adjustable current amplifier (ACA), respectively. In Ref. 5 two NMOS transistors, both operating in saturation region, forming inverting voltage buffer is used. Second-generation current conveyor (CCII)\(^6\)–\(^12\), second-generation current-controlled conveyor (CCCII)\(^13\)–\(^20\), dual-X second-generation multi-output current conveyor (DX-MOCCII)\(^21\),\(^22\), third-generation current conveyor (CCIII)\(^23\),\(^24\), gain-variable third-generation current conveyor (GVCCIII)\(^25\), and differential voltage current conveyor (DVCC)\(^26\),\(^27\) were also very popular and useful ABBs for first-order APF design in the past. Later on, a four terminal floating nullor (FTFN) and voltage gain-controlled modified current feedback amplifier (VGC-MCFOA)-based CM APFs were introduced in the literature\(^28\),\(^29\). Operational transconductance amplifiers (OTAs)\(^30\),\(^31\) are also useful ABBs for APF design due to capability of pole frequency tuning. Current-mode APF employing current differencing buffered amplifier (CDBA) or current operational amplifier (COA) were published respectively in Refs. 32 and 33. During last decade the current differencing transconductance amplifier (CDTA)\(^34\)–\(^39\) and its modification so-called current-differencing cascaded transconductance amplifier (CDCTA)\(^40\) have also received significant attention. As it is known, the input circuitry of CDBA, COA, CDTA, and CDCTA forms the so-called current differencing unit (CDU), which was modified in Ref. 41 by considering current transfer gains and intrinsic input resistances in order to realize a CM APF. The z-copy current inverter/follower transconductance amplifiers (ZC-CITAs/ZC-CFTAs), which were employed in interesting CM APFs\(^42\),\(^43\) can be considered as slight simplification of CDTA, if omitting of $p$ or $n$ stage of input circuitry is assumed. The CM APF employing current controlled current conveyor
transconductance amplifier (CCCCTA) fully enjoys the dual controllability of the used ABB. The current-controllability feature of CFTA (CCCFTA) is with advantage used in Ref. 45. Finally, the CM APF reported in Ref. 46 employs current backward transconductance amplifier (CBTA), which is one of the most recently reported ABB in the literature.

In addition to the given study above our investigation also shows that the proposed circuits in Refs. 2–46 suffer from some additional weaknesses:

- use of BJTs in its internal structure, which is not preferred due to effect of thermal voltage,
- use of multiple current output terminal ABB (device with three or more outputs), which increases the number of transistors in structure,
- employs excessive number of passive components (three or more),
- two or more capacitors are required,
- capacitor is connected in series to low input-impedance terminal of ABB, and thus, their high frequency performances are limited,
- needs differential current input source or two input currents,
- impractical CM APF realization in Refs. 17 and 45 since requiring one of the bias currents to be very large as compared to the other one,
- needs precise current transfer gain matching in used ABB.

As conclusion, our deep literature survey available in Table 1 shows that the only circuits those having above listed desired features (i)–(vi) for a CM APF are available in Refs. 18–20, 38, 39, and 42–44. However, as our further study showed, internal structures of 19,38,43 employ BJTs, which are not preferred due to effect of thermal voltage. Moreover, use of multiple current output terminal ABB (device with three or more outputs) increases the number of transistors in structure on chip. Therefore, realizations are by far the most appropriate CM APFs in the literature. Adding to the class of these circuits, in this paper new realization of CM APF using one of the most recently reported ABB, namely the current backward transconductance amplifier (CBTA) is proposed. In 2010, the CBTA was introduced as an active component to provide new possibilities in the circuit synthesis. Since that, the versatility of CBTA has been demonstrated in various analog signal processing applications. To the best of the authors' knowledge the only CBTA-based CM first-order APF exists in literature Ref. 46 so far; however, this realization is not resistorless and inherent electronic tuning of pole frequency is not possible due to matching constraint. Hence, circuit does not satisfy above listed desired features (iv)–(vi). Moreover, a new CMOS implementation of the CBTA using PTM 90 nm level-7 CMOS process BSIM3v3 parameters and with low supply voltages equal to ±0.45 V is introduced. The workability of the proposed CBTA CMOS structure and resistorless CBTA-C CM APF is analyzed in detail using SPICE software.
Table 1. Comparison of various CM all-pass filters.

<table>
<thead>
<tr>
<th>Reference \ Feature</th>
<th>(i)</th>
<th>(ii)</th>
<th>(iii)</th>
<th>(iv)</th>
<th>(v)</th>
<th>(vi)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Ref. 2</td>
<td>no</td>
<td>yes</td>
<td>yes</td>
<td>yes</td>
<td>yes</td>
<td>yes</td>
</tr>
<tr>
<td>Ref. 3</td>
<td>yes</td>
<td>yes</td>
<td>yes</td>
<td>no</td>
<td>no</td>
<td>yes</td>
</tr>
<tr>
<td>Ref. 4</td>
<td>yes</td>
<td>yes</td>
<td>no</td>
<td>yes</td>
<td>yes</td>
<td>no</td>
</tr>
<tr>
<td>Ref. 5</td>
<td>no</td>
<td>no</td>
<td>no</td>
<td>no</td>
<td>no</td>
<td>no</td>
</tr>
<tr>
<td>Ref. 6</td>
<td>no</td>
<td>yes</td>
<td>no</td>
<td>no</td>
<td>no</td>
<td>no</td>
</tr>
<tr>
<td>Ref. 7</td>
<td>no</td>
<td>yes</td>
<td>yes</td>
<td>no</td>
<td>no</td>
<td>no</td>
</tr>
<tr>
<td>Ref. 8</td>
<td>no</td>
<td>yes</td>
<td>no</td>
<td>no</td>
<td>no</td>
<td>no</td>
</tr>
<tr>
<td>Ref. 9</td>
<td>yes</td>
<td>yes</td>
<td>yes</td>
<td>no</td>
<td>no</td>
<td>no</td>
</tr>
<tr>
<td>Ref. 10</td>
<td>yes</td>
<td>yes</td>
<td>yes</td>
<td>no</td>
<td>no</td>
<td>yes</td>
</tr>
<tr>
<td>Ref. 11</td>
<td>yes</td>
<td>yes</td>
<td>yes</td>
<td>no</td>
<td>no</td>
<td>yes</td>
</tr>
<tr>
<td>Ref. 12</td>
<td>no</td>
<td>yes</td>
<td>yes</td>
<td>no</td>
<td>no</td>
<td>no</td>
</tr>
<tr>
<td>Ref. 13</td>
<td>yes</td>
<td>yes</td>
<td>yes</td>
<td>yes</td>
<td>yes</td>
<td>no</td>
</tr>
<tr>
<td>Ref. 14 in Figs. 1a,b</td>
<td>no</td>
<td>no</td>
<td>no</td>
<td>no</td>
<td>no</td>
<td>no</td>
</tr>
<tr>
<td>Ref. 15</td>
<td>no</td>
<td>yes</td>
<td>yes</td>
<td>yes</td>
<td>yes</td>
<td>no</td>
</tr>
<tr>
<td>Ref. 16</td>
<td>no</td>
<td>no</td>
<td>no</td>
<td>yes</td>
<td>yes</td>
<td>yes</td>
</tr>
<tr>
<td>Ref. 17</td>
<td>no</td>
<td>yes</td>
<td>no</td>
<td>yes</td>
<td>yes</td>
<td>no</td>
</tr>
<tr>
<td>Ref. 18</td>
<td>yes</td>
<td>yes</td>
<td>yes</td>
<td>yes</td>
<td>yes</td>
<td>yes</td>
</tr>
<tr>
<td>Ref. 19</td>
<td>yes</td>
<td>yes</td>
<td>yes</td>
<td>yes</td>
<td>yes</td>
<td>yes</td>
</tr>
<tr>
<td>Ref. 20</td>
<td>yes</td>
<td>yes</td>
<td>yes</td>
<td>yes</td>
<td>yes</td>
<td>yes</td>
</tr>
<tr>
<td>Ref. 21</td>
<td>yes</td>
<td>yes</td>
<td>yes</td>
<td>no</td>
<td>no</td>
<td>yes</td>
</tr>
<tr>
<td>Ref. 22</td>
<td>yes</td>
<td>yes</td>
<td>yes</td>
<td>no</td>
<td>no</td>
<td>yes</td>
</tr>
<tr>
<td>Ref. 23 in Figs. 3b, 4b</td>
<td>no</td>
<td>no</td>
<td>no</td>
<td>no</td>
<td>no</td>
<td>yes</td>
</tr>
<tr>
<td>Ref. 24</td>
<td>no</td>
<td>yes</td>
<td>no</td>
<td>no</td>
<td>no</td>
<td>no</td>
</tr>
<tr>
<td>Ref. 25</td>
<td>no</td>
<td>no</td>
<td>yes</td>
<td>no</td>
<td>no</td>
<td>no</td>
</tr>
<tr>
<td>Ref. 26 in Figs. 3a, c, f</td>
<td>no</td>
<td>yes</td>
<td>no</td>
<td>no</td>
<td>no</td>
<td>no</td>
</tr>
<tr>
<td>Ref. 27</td>
<td>no</td>
<td>yes</td>
<td>yes</td>
<td>no</td>
<td>no</td>
<td>no</td>
</tr>
<tr>
<td>Ref. 28</td>
<td>no</td>
<td>no</td>
<td>yes</td>
<td>no</td>
<td>no</td>
<td>no</td>
</tr>
<tr>
<td>Ref. 29</td>
<td>no</td>
<td>yes</td>
<td>yes</td>
<td>no</td>
<td>yes</td>
<td>no</td>
</tr>
<tr>
<td>Ref. 30</td>
<td>no</td>
<td>no</td>
<td>no</td>
<td>yes</td>
<td>yes</td>
<td>yes</td>
</tr>
<tr>
<td>Ref. 31</td>
<td>no</td>
<td>yes</td>
<td>yes</td>
<td>no</td>
<td>no</td>
<td>no</td>
</tr>
<tr>
<td>Ref. 32</td>
<td>no</td>
<td>yes</td>
<td>no</td>
<td>no</td>
<td>no</td>
<td>yes</td>
</tr>
<tr>
<td>Ref. 33</td>
<td>no</td>
<td>yes</td>
<td>no</td>
<td>no</td>
<td>no</td>
<td>yes</td>
</tr>
<tr>
<td>Ref. 34</td>
<td>no</td>
<td>yes</td>
<td>no</td>
<td>no</td>
<td>no</td>
<td>yes</td>
</tr>
<tr>
<td>Ref. 35</td>
<td>no</td>
<td>yes</td>
<td>no</td>
<td>no</td>
<td>no</td>
<td>yes</td>
</tr>
<tr>
<td>Ref. 36</td>
<td>no</td>
<td>yes</td>
<td>no</td>
<td>yes</td>
<td>yes</td>
<td>yes</td>
</tr>
<tr>
<td>Ref. 37</td>
<td>no</td>
<td>yes</td>
<td>no</td>
<td>yes</td>
<td>yes</td>
<td>yes</td>
</tr>
<tr>
<td>Ref. 38</td>
<td>yes</td>
<td>yes</td>
<td>yes</td>
<td>yes</td>
<td>yes</td>
<td>yes</td>
</tr>
<tr>
<td>Ref. 39</td>
<td>yes</td>
<td>yes</td>
<td>yes</td>
<td>yes</td>
<td>yes</td>
<td>yes</td>
</tr>
<tr>
<td>Ref. 40</td>
<td>yes</td>
<td>yes</td>
<td>yes</td>
<td>no</td>
<td>yes</td>
<td>yes</td>
</tr>
<tr>
<td>Ref. 41</td>
<td>no</td>
<td>yes</td>
<td>no</td>
<td>yes</td>
<td>yes</td>
<td>yes</td>
</tr>
<tr>
<td>Ref. 42</td>
<td>yes</td>
<td>yes</td>
<td>yes</td>
<td>yes</td>
<td>yes</td>
<td>yes</td>
</tr>
<tr>
<td>Ref. 43</td>
<td>yes</td>
<td>yes</td>
<td>yes</td>
<td>yes</td>
<td>yes</td>
<td>yes</td>
</tr>
<tr>
<td>Ref. 44</td>
<td>yes</td>
<td>yes</td>
<td>yes</td>
<td>yes</td>
<td>yes</td>
<td>yes</td>
</tr>
<tr>
<td>Ref. 45</td>
<td>no</td>
<td>yes</td>
<td>no</td>
<td>yes</td>
<td>yes</td>
<td>yes</td>
</tr>
<tr>
<td>Ref. 46</td>
<td>yes</td>
<td>yes</td>
<td>yes</td>
<td>no</td>
<td>no</td>
<td>no</td>
</tr>
<tr>
<td>This work</td>
<td>yes</td>
<td>yes</td>
<td>yes</td>
<td>yes</td>
<td>yes</td>
<td>yes</td>
</tr>
</tbody>
</table>
2. Circuit Description

2.1. Description of the CBTA

The circuit symbol of CBTA is shown in Fig. 1(a), where \( p \) and \( n \) are input terminals and \( w, z^-, z^+ \) are output terminals\(^{35-34} \). The equivalent circuit of the CBTA is shown in Fig. 1(b), which contains dependent current sources at \( p, n, z^- \), and \( z^+ \) terminals and voltage source at \( w \) terminal. The terminal impedances for the ideal CBTA are infinite at \( p, n, z^-, z^+ \) terminals and zero at \( w \) terminal. Relations between the individual terminals of the CBTA can be described by the following hybrid matrix:

\[
\begin{bmatrix}
    i_p \\
    i_n \\
    v_w \\
    i_{z^-} \\
    i_{z^+}
\end{bmatrix} = \begin{bmatrix}
    0 & 0 & \alpha_p(s) & 0 & 0 \\
    0 & 0 & -\alpha_n(s) & 0 & 0 \\
    0 & 0 & 0 & 0 & \mu_w(s) \\
    -g_m(s) & g_m(s) & 0 & 0 & 0 \\
    g_m(s) & -g_m(s) & 0 & 0 & 0
\end{bmatrix} \begin{bmatrix}
    v_p \\
    v_n \\
    i_w \\
    v_{z^-} \\
    v_{z^+}
\end{bmatrix}
\]

(1)

Here, \( \alpha_p(s) \), \( \alpha_n(s) \), and \( \mu_w(s) \) are respectively the current and voltage gains and they can be expressed as

\[
\alpha_p(s) = \alpha_{\omega p}(1 - \varepsilon_{\omega p})/(s + \omega_{\omega p}), \quad \alpha_n(s) = \alpha_{\omega n}(1 - \varepsilon_{\omega n})/(s + \omega_{\omega n}),
\]

\[
\mu_w(s) = \mu_{\omega w}(1 - \varepsilon_{\mu w})/(s + \omega_{\mu w}),
\]

with \( |\varepsilon_{\omega p}| \ll 1 \), \( |\varepsilon_{\omega n}| \ll 1 \), and \( |\varepsilon_{\mu w}| \ll 1 \). In addition, \( g_m(s) = g_0 \omega_m(1 - \varepsilon_{gm})/(s + \omega_{gm}) \), where \( |\varepsilon_{gm}| \ll 1 \). The \( g_0 \) is the DC transconductance gain, \( \varepsilon_{\omega p} \) and \( \varepsilon_{\omega n} \) denote the current tracking errors, \( \varepsilon_{\mu w} \) denotes the voltage tracking error, \( \varepsilon_{gm} \) denotes the transconductance error while \( \omega_{\omega p}, \omega_{\omega n}, \omega_{\mu w}, \omega_{gm} \) denote corresponding corner frequencies. Note that in the ideal case, the current and voltage gains are unity i.e. \( \alpha_p(s) = \alpha_n(s) = 1, \mu_w(s) = 1 \) and frequency independent.

![Fig. 1. (a) Circuit symbol of CBTA, (b) equivalent circuit of the CBTA.](image)

The proposed low-voltage CMOS implementation of the CBTA is given in Fig. 2. The dimensions of the MOS transistors used in the CBTA implementation are listed in Table 2. In Fig. 2, transistors M\(_1\) – M\(_{14}\) form a current conveyor and the transistors M\(_{21}\) – M\(_{32}\) are used for realizing the transconductance section. In addition, transistors M\(_{15}\) – M\(_{20}\) are employed for biasing. Assuming that the output resistances of the transistors M\(_1\) – M\(_4\) being equal to \( r_o \), the resistances seen at input and output terminals of the CBTA at mid-frequency region can be found as follows:
Table 2. Transistor dimensions of the CBTA in Fig. 2.

<table>
<thead>
<tr>
<th>PMOS Transistors</th>
<th>W (μm) / L (μm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>M3, M4</td>
<td>14.4 / 0.36</td>
</tr>
<tr>
<td>M5 – M9</td>
<td>28.8 / 0.36</td>
</tr>
<tr>
<td>M11</td>
<td>0.36 / 0.09</td>
</tr>
<tr>
<td>M15, M17</td>
<td>1.8 / 0.09</td>
</tr>
<tr>
<td>M22 – M23</td>
<td>5.76 / 0.18</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>NMOS Transistors</th>
<th>W (μm) / L (μm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>M1, M2</td>
<td>7.2 / 0.36</td>
</tr>
<tr>
<td>M10 – M14</td>
<td>6.66 / 0.36</td>
</tr>
<tr>
<td>M15, M19</td>
<td>0.72 / 0.09</td>
</tr>
<tr>
<td>M20</td>
<td>3.24 / 0.09</td>
</tr>
<tr>
<td>M21, M22, M31 – M32</td>
<td>2.88 / 0.18</td>
</tr>
</tbody>
</table>

where \( r_{oi} \) and \( g_{mi} \) is the output resistance and transconductance of the \( i \)-th CMOS transistor, respectively.

In the transconductance section we will assume that all MOS devices operate in the saturation region. Let us also assume that M21 and M22 are perfectly matched and the current mirrors have unity current gain. Then the output current \( i_o \) can be given by:

\[
R_i = \frac{r_{oi} \cdot r_{oi14}}{r_{oi} + r_{oi14}},
\]

\[
R_{e} = \frac{r_{oi} \cdot r_{oi11}}{r_{oi} + r_{oi11}},
\]

\[
R_{o} = \frac{1}{r_{oi} + \frac{g_{mi} \cdot r_o}{2 \left(g_{m5} + g_{m10}\right)}} \approx \frac{2}{g_{mi} \cdot r_o \left(g_{m5} + g_{m10}\right)},
\]

\[
R_{e} = \frac{r_{oi} \cdot r_{oi31}}{r_{o31}}.
\]

\[
R_{o} = \frac{r_{oi} \cdot r_{oi30}}{r_{o30}}.
\]
Resistorless Current-Mode First-Order All-Pass Filter with Electronic Tuning ...

\[ i_o = g_m v_{in} = \left( \sqrt{2I_B K} \right) v_{in}, \]  

where \( v_{in} \) is the differential input voltage (\( v_{in} = v_p - v_n \)), \( I_B \) is the bias current, \( K = \mu C_{ox} W/2L \) is the transconductance parameter, \( \mu \) is carrier mobility, \( C_{ox} \) is the gate-oxide capacitance per unit area, \( W \) is the effective channel width, and \( L \) is the effective channel length of M21 and M22 transistors, respectively.

2.2. Proposed novel filter configuration

The proposed CM CBTA-C first-order APF is shown in Fig. 3. It consists of a single CBTA and a grounded capacitor. Hence, the proposed circuit is desirable for monolithic integration. Assuming an ideal CBTA i.e. \( \alpha_p(s) = \alpha_n(s) = 1 \) and \( \mu_w(s) = 1 \), routine circuit analysis yields the following transfer function (TF):

\[ T(s) = \frac{sC - g_m}{sC + g_m} = \frac{sC - \sqrt{2I_B K}}{sC + \sqrt{2I_B K}}. \]  

From Eq. (4), the phase of the filter is found as:

\[ \phi(\omega) = 180^\circ - 2\tan^{-1}\left( \frac{\omega C}{g_m} \right) = 180^\circ - 2\tan^{-1}\left( \frac{\omega C}{\sqrt{2I_B K}} \right), \]  

hence, from the Eq. (5) it can be seen that the proposed configuration can provide phase shifting between \( 180^\circ \) (at \( \omega = 0 \)) to \( 0^\circ \) (at \( \omega = \infty \)) by means of the transconductance, i.e. bias current \( I_B \) of CBTA.

Finally, the zero (\( \omega_z \)) and pole (\( \omega_p \)) frequencies from TF in (4) can be calculated as:

\[ \omega_z = \omega_p = \frac{g_m}{C} = \frac{\sqrt{2I_B K}}{C}, \]  

and their sensitivities to passive element and active parameter are given as follows:

\[ S_{\omega_z, C} = S_{\omega_p, g_m} = 1, \]  

and are unity in relative amplitude.
Non-ideal and parasitic effects analysis

For a complete analysis it is important to take into account parasitic resistances and capacitances of the used active element shown in Fig. 4. Therefore, considering these non-idealities, the matrix relationship in (1) changes to a form:

\[
\begin{bmatrix}
    i_p \\
i_n \\
v_g \\
i_z- \\
i_z+
\end{bmatrix}
=
\begin{bmatrix}
sC_p + 1/R_p & 0 & \alpha_p(s) & 0 & 0 \\
0 & sC_n + 1/R_n & -\alpha_n(s) & 0 & 0 \\
0 & 0 & R_i & 0 & \mu(s) \\
-g_m(s) & g_m(s) & 0 & sC_z - 1/R_z & 0 \\
g_m(s) & -g_m(s) & 0 & 0 & sC_z + 1/R_z
\end{bmatrix}
\begin{bmatrix}
v_p \\
v_n \\
v_g \\
v_z- \\
v_z+
\end{bmatrix},
\]

(8)

in which:

- the parasitic resistances \( R_p, R_n \) and parasitic capacitances \( C_p, C_n \) appear between the high-impedance \( p \) and \( n \) input terminals of the CBTA and ground, respectively, and their values for the implementation shown in Fig. 2 computed in SPICE software are 191.504 k\( \Omega \) || 41.12 fF and 182.392 k\( \Omega \) || 8.43 pF, respectively,
- the parasitic resistances \( R_z-, R_z+ \) and parasitic capacitances \( C_z-, C_z+ \) appear between the high-impedance \( z- \) and \( z+ \) output terminals of the CBTA and ground, respectively, and their values are 95.75 k\( \Omega \) || 9.21 fF and 95.75 k\( \Omega \) || 25.81 fF, respectively,
- the non-zero parasitic resistance \( R_w \) at output terminal \( w \) has the value 6.65 \( \Omega \).

Hence, for the proposed APF shown in Fig. 3 the following parasitic resistances and capacitances should be considered:

- parasitic impedances at the node \( 1 \) are equal to \( Z_w = R_w \) and \( Z_{z-} = R_{z-} || (1/sC_{z-}) \),
- parasitic impedance at the node \( 2 \) is \( Z_w = R_p || (1/sC_p) \). Note that the capacitance \( C_p \) can be absorbed into external capacitor \( C \) as it appears in parallel with it. In analysis the total capacitance at this node will be labeled as \( C' \).

Therefore, taking into account the non-ideal current and voltage gains of the CBTA and simultaneously effect of aforementioned non-idealities and re-analyzing the proposed APF shown in Fig. 3, the ideal TF in Eq. (4) converts to:
\[ T'(s) = \frac{I_{out}}{I_m} = \frac{Z_{p, \alpha} \zeta p C' + \alpha_p - \alpha_n g_m Z_p}{Z_p \zeta p C(Z_{w, p} + Z_w) + Z_{w, p}(\alpha_n g_m Z_p + 1) + Z_w}. \]  
(9)

Now, the non-ideal phase response of the filter from TF (9) can be expressed as:

\[ \varphi'(\omega) = 180^\circ - \tan^{-1}\left(\frac{\omega C'}{\alpha_p - \alpha_n g_m Z_p}\right) - \tan^{-1}\left(\frac{\omega C'}{Z_{w, p}(\alpha_n g_m Z_p + 1) + Z_w}\right). \]  
(10)

Subsequently, it can be seen that the zero \( \omega_z \) and pole \( \omega_p \) frequencies differ and can be given as:

\[ \omega_z' = \frac{\alpha_p - \alpha_n g_m Z_p}{\alpha_p Z_p C'}, \]  
(11a)

\[ \omega_p' = \frac{Z_{w, p}(\alpha_n g_m Z_p + 1) + Z_w}{Z_p C(Z_{w, p} + Z_w)}. \]  
(11b)

However, note that the effect of non-ideal gains and parasitics can be minimized by:

(i) making the \( \alpha_p, \alpha_n, \) and \( \mu_w \) very close to unity and/or,

(ii) providing precise design of the transconductance \( g_m \) section and/or,

(iii) reducing the non-zero parasitic impedance at output terminal \( w \) by precise design of the current conveyor section or by connecting to negative impedance converter such that \( Z_w \approx 0 \) and/or,

(iv) choosing \( g_m \gg \frac{1}{Z_p} \) and \( g_m \gg \frac{1}{Z_{w, p}} \).

### 3. Simulation Results and Performance Comparison

To prove the theory, the performance of the proposed low-voltage CBTA implementation shown in Fig. 2 and new APF from Fig. 3 have been verified by SPICE simulations with DC power supply voltages equal to \( +V_{DD} = -V_{SS} = 0.45 \) V. In the design transistors were modeled by the Predictive Technology Model (PTM) 90 nm level-7 CMOS process BSIM3v3 parameters of the Nanoscale Integration and Modeling (NIMO) Group at Arizona State University (\( V_{TN0} = 0.2607 \) V, \( \mu_N = 0.017999999 \) cm\(^2\)/(V·s), \( V_{TP0} = -0.303 \) V, \( \mu_P = 0.0055 \) cm\(^2\)/(V·s), \( T_{OX} = 2.5 \) nm\(^5\)). The dimensions of the MOS transistors in the CBTA structure are given in Table 2. All the simulations were provided by setting temperature default 27°C.

#### 3.1. CBTA behavior verification

First of all, the behavior of the CBTA was tested by AC analyses. During simulations the biasing current \( I_B \) was set for 63 \( \mu \)A, which results transconductance gain \( g_m \) equal to 501.5 \( \mu \)A/V. Due to the non-idealities of the CBTA, some discrepancies exhibit between theory and simulations. As a result, corner frequencies were found to be \( \omega_{zp} \approx 3884 \) Mrad/s, \( \omega_{zn} = 4212 \) Mrad/s, \( \omega_{zp} \approx 4751 \) Mrad/s, and \( \omega_{gm} \approx 7741 \) Mrad/s and
errors of these gains are $\varepsilon_{ap} = 0.009$, $\varepsilon_{an} = 0.000$, $\varepsilon_{pw} = -0.004$, and $\varepsilon_{gm} = 0.018$. For low-
frequency region $\alpha_p$, $\alpha_n$, $\mu_w$, and $g_m$ can be assumed to be the constants with values $1 - \varepsilon_{ap} = 0.991$, $1 - \varepsilon_{an} = 1$, $1 - \varepsilon_{pw} = 1.004$, and $1 - \varepsilon_{gm} = -0.003$, respectively, and $g_0 = 500 \mu$A/V. Hence, the maximum operating frequency of the CBTA is $f_{\text{max}} = \min\{f_{\alpha_p}, f_{\alpha_n}, f_{\mu_w}, f_{gm}\} \approx 61.81 \text{ MHz}$.

The SPICE simulations also showed that the value of the transconductance gain $g_m$ of the CBTA can be varied between $38 \mu$A/V and $880 \mu$A/V by tuning the current $I_B$ between $3 \mu$A and $233 \mu$A, respectively. Therefore, as a consequence, the total power dissipation (TPD) of the CBTA changes from $221 \mu$W to $828 \mu$W.

In addition, the DC analysis of the CMOS CBTA implementation given in Fig. 2 was also investigated. For simulating the DC transconductance transfer of $i_z \pm v_p - v_n$ when $g_m = 501.5 \mu$A/V, and DC voltage transfer of $v_w$ against $v_{z+}$ were performed by applying DC voltage sweep between $-0.45 \text{ V} \leq (v_p - v_n) \leq 0.45 \text{ V}$ to the $p$ and $n$ terminals of the CBTA. The output $z \pm$ terminal currents were measured while $1 \Omega$ resistor was connected to the $w$ output of the CBTA and the output $z \pm$ terminals were grounded. As a result, the CBTA works linearly between $-49 \mu$A $\leq i_{z \pm} \leq 49 \mu$A and $-60 \text{ mV} \leq v_p - v_n \leq 60 \text{ mV}$. In simulation of voltage transfer of $v_w$ against $v_{z+}$, a DC voltage sweep between $-0.45 \text{ V} \leq v_w \leq 0.45 \text{ V}$ was applied to the $z+$ terminal of the CBTA. The output $w$ terminal voltage was measured while $1 \Omega$ resistor was connected to the $w$ output of the CBTA and the $p$ and $n$ terminals were grounded. As a result, the CBTA works linearly between $-0.45 \text{ V} \leq v_w \leq 0.32 \text{ V}$. The DC current transfer characteristics of $i_p$ and $i_n$ against $i_w$ for the proposed CBTA were obtained by applying DC current sweep between $-1 \text{ mA} \leq i_w \leq 1 \text{ mA}$ to the $w$ terminal of the CBTA. The input $p$ and $n$ terminal currents were measured while the $z$, $p$, and $n$ terminals were connected to ground. As a result, the CBTA works linearly between $-300 \mu$A $\leq i_p \leq 280 \mu$A and $-700 \mu$A $\leq i_n \leq 680 \mu$A.

### 3.2. Filter topology verification

The proposed CM APF given in Fig. 3 has been analyzed using the designed CMOS implementation of the CBTA in SPICE software. In all simulations the value of the capacitor $C$ has been selected as $7.8 \text{ pF}$. Note that, as it was in the Section 3 mentioned, the external capacitor $C$ appears in parallel with $C_p$ parasitic capacitance of the terminal $p$, which value is equal to $41.12 \text{ fF}$. Theoretically, therefore, its total value equal to $C' \approx 7.84 \text{ pF}$ should be taken into account. In Fig. 5 the ideal and simulated gain and phase responses are depicted, which are illustrating the electronic tunability of the filter. The pole frequency was varied for $f_p \approx \{1; 2.96; 10.08\} \text{ MHz}$ via the bias current $I_B = \{4; 13; 63\} \mu$A, respectively. The dependence of the pole frequency $f_p$ on the bias current $I_B$ and subsequently change of TPD are illustrated in Figs. 6 and 7, respectively. Note that in both simulations the bias current $I_B$ was tuned in range $3 \mu$A and $233 \mu$A which results easy tuning of the filter’s pole frequency in range $763 \text{ kHz}$ to $17.6 \text{ MHz}$ and the TPD of the CM APF changes in range $\{221 \rightarrow 828\} \mu$W. The effect of temperature
Fig. 5. Ideal and simulated gain and phase responses of the CM APF: demonstration of tunability of the $f_p$ by the bias current $I_B$.

Fig. 6. Tuning the pole frequency $f_p$ of the CM APF via bias current $I_B$.

Fig. 7. Total power dissipation of the CM APF during pole frequency $f_p$ tuning via bias current $I_B$. 
Fig. 8. Temperature dependence of pole frequency with initial settings of bias current $I_B = 63 \mu A$ ($f_p = 10.08 MHz$).

Fig. 9. Output and equivalent input noise variations vs. frequency.

on phase response of the proposed CM APF designed for $f_p = 10.08 MHz$ ($I_B = 63 \mu A$) was examined in range $T \in [-40; +100]^\circ C$ in Fig. 8. Using the ONOISE and INOISE statements, the output and equivalent input noise variations against frequency are shown in Fig. 9, where at the output of the filter 20 $\Omega$ resistor was connected to simulate the effect of the current. The computed output/input noises at operating frequency ($f_p \approx 10.08 MHz$) were found as 641.3 pV/$\sqrt{Hz}$ and 31.82 pA/$\sqrt{Hz}$, respectively.

In order to illustrate the time-domain performance, the current swing capability, phase error of the filter, and transient analysis were evaluated as it is demonstrated in Fig. 10 while keeping the filter settings given above (i.e. $I_B = 63 \mu A$ and $C = 7.8 \mu F$). Note that the output waveform is close to the input one. The $+90^\circ$ phase shift in the output against the input at pole frequency 10.08 MHz is illustrated by the Lissajous pattern shown in Fig. 11. Figure 12 shows the frequency spectrum of the output
Resistorless Current-Mode First-Order All-Pass Filter with Electronic Tuning ...

Fig. 10. Time-domain response of the proposed filter at 10.08 MHz.

Fig. 11. Lissajous pattern showing +90° phase shift of output current against input current at 10.08 MHz.

Fig. 12. Simulated frequency spectrum of the output.
waveform. The total harmonic distortion (THD) variations with respect to amplitude of the applied sinusoidal input current at 10.08 MHz are depicted in Fig. 13. For example, an input with the amplitude of 40 µA yields THD value of 1.66%.

As it is well known, since parameters of electronic devices vary due to tolerances incurred from manufacturing processes, obtained results can be affected. To observe these variations and their affect, Monte Carlo (statistical) analysis is performed for capacitor with 10% tolerance and 200 runs. Fig. 14 shows the simulated gain and phase responses of the proposed CM APF. The histogram graphics in Figs. 15 and 16 demonstrate the variation of the gain of the APF at 10.08 MHz and the variation of the filter’s pole frequency, respectively.

From simulation results it can be observed that the computed SPICE simulation results using the newly designed low-voltage CBTA implementation are in very good agreement with theory.
Fig. 15. Monte Carlo analysis: Variations of the gain of the CM APF at 10.08 MHz.

Fig. 16. Monte Carlo analysis: Variations of the pole frequency of the CM APF.

3.3. Performance comparison

Table 3 summarizes a fair performance comparison of proposed CM APF shown in Fig. 3 to state-of-the-art CM APFs with desired features (i)–(vi) based on relevant criterion. In order to provide overall performance evaluation, a numeric Figure of Merit (FoM) value was calculated as:

$$FoM = \frac{V_{sup}}{Area \cdot \left(\frac{V}{I_{control/bias}}\right) \cdot \left[\frac{V}{\text{nm}^2}\right]}$$  \hspace{1cm} (12)
Table 3. Comparison of previously published CM APFs with desired features (i)–(vi).

<table>
<thead>
<tr>
<th>Parameter</th>
<th>This work</th>
<th>Ref. 18</th>
<th>Ref. 19</th>
<th>Ref. 20</th>
<th>Ref. 38</th>
<th>Ref. 39</th>
<th>Ref. 42</th>
<th>Ref. 43</th>
<th>Ref. 44</th>
</tr>
</thead>
<tbody>
<tr>
<td># of ABBs</td>
<td>1 CBTA</td>
<td>2 CCCIIs</td>
<td>2 CCCIIs</td>
<td>2 CCCIIs</td>
<td>1 ZC-CDTA</td>
<td>1 ZC-CDTA</td>
<td>1 ZC-CITA</td>
<td>1 ZC-CFTA</td>
<td>2 CCCC TA</td>
</tr>
<tr>
<td>Total # of transistors in APF</td>
<td>32</td>
<td>34</td>
<td>42</td>
<td>34</td>
<td>34</td>
<td>28</td>
<td>-a</td>
<td>34</td>
<td>102</td>
</tr>
<tr>
<td>Technology</td>
<td>PTM 90 nm CMOS</td>
<td>TSMC 0.25 µm CMOS</td>
<td>ALA400-CBIC-R BJT</td>
<td>TSMC 0.25 µm CMOS</td>
<td>ALA400-CBIC-R BJT</td>
<td>TSMC 0.35 µm CMOS</td>
<td>0.7 µm CMOS</td>
<td>ALA400-CBIC-R BJT</td>
<td>ALA400-CBIC-R BJT</td>
</tr>
<tr>
<td>Power supply (V)</td>
<td>±0.45</td>
<td>±1.25</td>
<td>±3</td>
<td>±1.25</td>
<td>±2.5</td>
<td>±1.8</td>
<td>N/A</td>
<td>±3</td>
<td>±2.5</td>
</tr>
<tr>
<td># of control/bias voltage/current</td>
<td>1</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td>5</td>
<td>1</td>
<td>N/A</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>sim. max. (f_o) (Hz)</td>
<td>17.6 M</td>
<td>2 M</td>
<td>1.83 M</td>
<td>2 M</td>
<td>153.1 k</td>
<td>1.35 M</td>
<td>9.68 k</td>
<td>459 k</td>
<td>480 k</td>
</tr>
<tr>
<td>(f_o) tuning range (Hz)</td>
<td>763 k→17.6 M</td>
<td>N/A</td>
<td>245 k→1.83 M</td>
<td>N/A</td>
<td>N/A</td>
<td>N/A</td>
<td>N/A</td>
<td>153 k→459 k</td>
<td>N/A</td>
</tr>
<tr>
<td>APF total area (µm²)b</td>
<td>89.49</td>
<td>149.15</td>
<td>–</td>
<td>149.15</td>
<td>–</td>
<td>622.30</td>
<td>–</td>
<td>–</td>
<td>–</td>
</tr>
<tr>
<td>FoM (V/nm²)</td>
<td>10 057</td>
<td>8 381</td>
<td>–</td>
<td>8 381</td>
<td>–</td>
<td>5 785</td>
<td>–</td>
<td>–</td>
<td>–</td>
</tr>
</tbody>
</table>

Notes:
– Cannot be calculated; N/A Not available;
* Measurement results are provided;
^ Sum of products of the widths and lengths of each transistor in the CMOS implementation of APF.
where $V_{sup}$ stands for the power supply voltages, $Area$ denotes APF total area, i.e. sum of products of the widths and lengths of each transistors in the CMOS implementation of APF, and $V/I_{\text{control/bias}}$ is the number of control/bias voltage/currents, respectively. The calculated FoMs are listed in Table 3 and the results versus simulated maximum pole frequency of APF in corresponding reference are depicted in Fig. 17. Note that due to limited information in some of the listed references the FoM is calculated and compared only for CM APFs in Refs. 18, 20, and 39. Here it is worth noting that the FoM of our proposed circuit was 10 057, which is the highest value and improvement of about 20% against the highest FoM values of state-of-the-art circuits\cite{18,20} at significantly higher simulated $f_p$.

4. Conclusion

In this paper, the versatility of the CBTA has been demonstrated in designing a CM first-order all-pass filter that offers advantages such as: low impedance character of input terminal (needed for easy cascading), high output-impedance character (required for direct load connection), use of grounded capacitor (desirable for monolithic integration), no use of external resistor, i.e. circuit is resistorless, easy electronic tuning of pole frequency over more than one decade by means of external bias current, no passive and/or active matching constraints are required, and good sensitivity behavior. The performance of proposed CBTA-C APF circuit was fairly compared in details with hitherto proposed state-of-the-art circuits having desired features (i)–(vi) based on relevant criterions in Table 3. As a conclusion, above listed features and its overall performance given in Table 3, i.e. circuit is supplied with the lowest voltage, designed at the highest $f_p$, electronic tuning of $f_p$ over one decade, its total area is the smallest, improvement about 20% against the highest FoM value, make the here proposed CBTA-C APF circuit by far the most appropriate CM first-order APF in the current literature.
Acknowledgments

Research described in this paper was financed by the Czech Science Foundation under grant no. 16-11460Y.

Authors wish to thank the anonymous reviewers for their useful and constructive comments that helped to improve the paper. A preliminary version of this paper has been presented at the 2016 IEEE 59th International Midwest Symposium on Circuits and Systems (MWSCAS)56.

References


55. PTM 90 nm CMOS technology SPICE BSIM3v3 parameters [online]: http://bwrcs.eecs.berkeley.edu/Classes/icdesign/ee241_s07/Assignments/90nm_bulk.txt