• čeština
    • English
    • русский
    • Deutsch
    • français
    • polski
    • українська
  • українська 
    • čeština
    • English
    • русский
    • Deutsch
    • français
    • polski
    • українська
  • Ввійти
Перегляд матеріалів 
  •   Головна сторінка DSpace
  • Publikační činnost pracovníků VUT v Brně
  • Fakulta elektrotechniky a komunikačních technologií
  • Ústav telekomunikací
  • Перегляд матеріалів
  •   Головна сторінка DSpace
  • Publikační činnost pracovníků VUT v Brně
  • Fakulta elektrotechniky a komunikačních technologií
  • Ústav telekomunikací
  • Перегляд матеріалів
JavaScript is disabled for your browser. Some features of this site may not work without it.

VDIBA-Based Fractional-Order Oscillator Design

VDIBA-Based Fractional-Order Oscillator Design

Thumbnail
Переглянути
VDIBAvut.pdf (6.412Mb)
Дата
2019-07-01
Автор
Kartci, Aslihan
Herencsár, Norbert
Dvořák, Jan
Vrba, Kamil
Altmetrics
10.1109/TSP.2019.8769104
Metadata
Показати повний опис матеріалу
Короткий опис(реферат)
This paper deals with a voltage-mode integer- and fractional-order oscillator design providing compact and simple CMOS structure. The proposed circuit consists of only one grounded/floating capacitor, one grounded/floating resistor, and one high-performance and versatile active element so-called voltage differencing inverting buffered amplifier (VDIBA), employing only six transistors. Compared with the corresponding already introduced fractional-order oscillators, it offers the benefit of low transistor count. In addition, it offers the well-known advantages of fractional-order oscillators about the capability for achieving very low and high oscillation frequencies with reasonable component values. The design parameters of the proposed oscillator can be electronically adjusted via change of order of the fractional-order capacitor and/or by means of bias current of the internal transconductance of the VDIBA. Theoretical results are verified by SPICE simulations using TSMC 0.18 m level-7 LO EPI SCN018 CMOS process parameters with ±0.9 V supply voltages.
Keywords
fractional calculus, fractional-order capacitor, fractional-order oscillator, MOS-RC oscillator, operational transconductance amplifier, voltage differencing inverting buffered amplifier, Valsa structure, VDIBA
URI
http://hdl.handle.net/11012/180510
Document type
Peer reviewed
Document version
Postprint
Source
Proceedings of the 2019 42nd International Conference on Telecommunications and Signal Processing (TSP), Budapest, Hungary. 2019, p. 744-747.
https://ieeexplore.ieee.org/document/8769104
DOI
10.1109/TSP.2019.8769104
Collections
  • Ústav telekomunikací [315]
Citace PRO

Portal of libraries | Central library on Facebook
DSpace software copyright © 2002-2015  DuraSpace
Контакти | Зворотній зв'язок | Theme by @mire NV
 

 

Перегляд

Всі матеріалиФонди та колекціїЗа датою публикаціїАвториЗаголовкиТемиКолекціяЗа датою публикаціїАвториЗаголовкиТеми

Мій профіль

ВвійтиЗареєструватися

Статистика

View Usage Statistics

Portal of libraries | Central library on Facebook
DSpace software copyright © 2002-2015  DuraSpace
Контакти | Зворотній зв'язок | Theme by @mire NV