Now showing items 1-1 of 1
Implementation and Evaluation of Power Consumption of an Iris Pre-processing Algorithm on Modern FPGA
(Společnost pro radioelektronické inženýrství, 2008-12)
In this article, the efficiency and applicability of several power reduction techniques applied on a modern 65nm FPGA is described. For image erosion and dilation algorithms, two major solutions were tested and compared ...