• čeština
    • English
    • русский
    • Deutsch
    • français
    • polski
    • українська
  • English 
    • čeština
    • English
    • русский
    • Deutsch
    • français
    • polski
    • українська
  • Login
Search 
  •   Repository Home
  • Sborníky z konferencí
  • Search
  •   Repository Home
  • Sborníky z konferencí
  • Search
JavaScript is disabled for your browser. Some features of this site may not work without it.

Search

Show Advanced FiltersHide Advanced Filters

Filters

Use filters to refine the search results.

Now showing items 1-10 of 25

  • Sort Options:
  • Relevance
  • Title Asc
  • Title Desc
  • Issue Date Asc
  • Issue Date Desc
  • Results Per Page:
  • 5
  • 10
  • 20
  • 40
  • 60
  • 80
  • 100
Thumbnail

Improvement of Bit Error Rate in Free Space Optical Link 

Novák, Marek (Vysoké učení technické v Brně, Fakulta elektrotechniky a komunikačních technologií, 2016)
The article describes an inovative bit error rate reduction technique principle and its practical implementation. The design is implemented in an FPGA and can be combined with other more conventional BER reduction techniques. ...
Thumbnail

Clock Domain Crossing Interfaces 

Cabal, J. (Vysoké učení technické v Brně, Fakulta elektrotechniky a komunikačních technologií, 2015)
This work presents an easy-to-use library of clock domain crossing modules and a methodology for it's use. These crossings are inevitable in moderately complex firmware designs. Incorrectly implemented clock domain crossing ...
Thumbnail

Implementation of AES Algorithm on FPGA 

Smékal, D. (Vysoké učení technické v Brně, Fakulta elektrotechniky a komunikačních technologií, 2015)
This paper presents a VHDL (Very High Speed Integrated Circuit Hardware Description Language) implementation of 128-bit AES (Advanced Encryption Standard) on FPGA card (FieldProgrammable Gate Array) using Virtex-7 FPGA ...
Thumbnail

BLDC Motor Hil Real-Time Simulation On ZYNQ 

Bartík, Ondřej (Vysoké učení technické v Brně, Fakulta elektrotechniky a komunikačních technologií, 2017)
This paper is focused on real-time simulation of BLDC motor on SOC ZYNQ device. The simplified model of BLDC motor in Matlab/Simulink is introduced. Next, the scale method based on physical principles of motor is described. ...
Thumbnail

Cipher Twofish Implementation On Fpga Board 

Cíbik, Peter (Vysoké učení technické v Brně, Fakulta elektrotechniky a komunikačních technologií, 2018)
This paper deals with nowadays hot topic, which is data security and secure communication. It describes solution which uses Twofish cipher to ensure confidentiality of data. The cipher Is implemented in VHDL language and ...
Thumbnail

High-Speed Anomaly Detection System Using Entropy Calculation On Fpga 

Smékal, David; Blažek, Petr (Vysoké učení technické v Brně, Fakulta elektrotechniky a komunikačních technologií, 2017)
This article discusses the use of entropy calculation on Field Programmable Gate Array (FPGA) for identifying anomalies in data communication. The article is focused on three type of entropy and described hardware-accelerated ...
Thumbnail

Remote Memory Access Protocol Controller For Spacewire Network 

Walletzký, Ondřej (Vysoké učení technické v Brně, Fakulta elektrotechniky a komunikačních technologií, 2017)
This article describes design and implementation of Remote Memory Access Protocol controller, namely the initiator module specified in the ECSS-E-ST-50-52C standard. It provides general description of its architecture and ...
Thumbnail

Control Unit For CubeSat 

Horký, Jan (Vysoké učení technické v Brně, Fakulta elektrotechniky a komunikačních technologií, 2017)
The aim of the project was to design a CubeSat control unit. The board is composed of commercial parts yet reliable in the space environment. Because of its benefits, an FPGA was selected as the core of the board. The FPGA ...
Thumbnail

Application Of Fpga In Multilevel Inverters 

Repčík, Juraj (Vysoké učení technické v Brně, Fakulta elektrotechniky a komunikačních technologií, 2017)
In this paper, a single-phase five-level Active Neutral-Point Clamped inverter design is presented. The paper is focusing chiefly on control hardware and control strategy for 5-level PWM with active balancing of the charge ...
Thumbnail

High Precision Reference Position Generator for Motor Control in FPGA 

Dvořák, Vojtěch (Vysoké učení technické v Brně, Fakulta elektrotechniky a komunikačních technologií, 2016)
The paper deals with an architecture of a high precision reference position generator for a motor controller implemented in FPGA. The architecture was developed to achieve high accuracy and tunability with concern to ...
  • «
  • 1
  • 2
  • 3
  • »

Portal of libraries | Central library on Facebook
DSpace software copyright © 2002-2015  DuraSpace
Contact Us | Send Feedback | Theme by @mire NV
 

 

Browse

All of repositoryCommunities & CollectionsBy Issue DateAuthorsTitlesSubjectsThis CommunityBy Issue DateAuthorsTitlesSubjects

My Account

LoginRegister

Discover

AuthorCíbik, Peter (3)Bartek, Tomáš (1)Bartík, Ondřej (1)Blažek, Petr (1)Cabal, J. (1)Dvořák, Vojtěch (1)Eliáš, Josef (1)Gottwald, Petr (1)Holik, Martin (1)Horký, Jan (1)... View MoreSubject
FPGA (25)
VHDL (9)Cryptography (3)ARM (2)network attack (2)P4 (2)router (2)SoC (2)ZYNQ (2)802.3 (1)... View MoreDate Issued2021 (4)2020 (5)2019 (2)2018 (1)2017 (5)2016 (6)2015 (2)

Portal of libraries | Central library on Facebook
DSpace software copyright © 2002-2015  DuraSpace
Contact Us | Send Feedback | Theme by @mire NV