Analysis for Design and Transformation of Autosynchronous State Machines
MetadataShow full item record
The paper deals with design and transformation methodology of autosynchronous state machines. The result is the design methodology for autosynchronous state machines with one-hot and Gray encodings. On the basis of their simulation models the timing parameters are defined and conditions for the correct behavior are pointed out. In order to simplify the design of these state machines, the transformation methodology of synchronous state machine in VHDL at RTL level to autosynchronous state machine is designed. These transformed state machines are compared in their chip area, power consumption and timing.
KeywordsAutosynchronous circuit, state machine, VHDL, RTL, transformation, one-hot encoding, Gray encoding
Document typePeer reviewed
Document versionFinal PDF
SourceRadioengineering. 2010, vol. 19, č. 1, s. 99-104. ISSN 1210-2512
- 2010/1