

# DVCCs Based High Input Impedance Voltage-Mode First-Order Allpass, Highpass and Lowpass Filters Employing Grounded Capacitor and Resistor

Jiun-Wei HORNG

Dept. of Electronic Engineering, Chung Yuan Christian University, Chung-Li, 32023, Taiwan

jwhorng@cycu.edu.tw

**Abstract.** A voltage-mode high input impedance first-order allpass, highpass and lowpass filters using two differential voltage current conveyors (DVCCs), one grounded capacitor and one grounded resistor is presented. The allpass, highpass and lowpass allpass signals can be obtained simultaneously from the circuit configuration. The suggested filter uses a canonical number of passive components without requiring any component matching condition. The simulation results confirm the theoretical analysis.

## Keywords

Current conveyors, first-order, allpass filter, analog circuit design.

## 1. Introduction

Current conveyors (CCs) are receiving much attention for their potential advantages such as inherent wider signal bandwidths, simpler circuitry and larger dynamic range. Voltage-mode active filters with high input impedance are of great interest because they can be directly connected in cascade to implement higher order filters [1]-[2]. Besides the use of only grounded capacitor and resistor they are beneficial from the point of view of integrated circuit fabrications [3], [4]. Several voltage-mode first-order allpass filters using various active components have been reported. Some circuits use two second-generation current conveyors (CCII) to realize such a first-order allpass filter function with high input impedance [5], [6]. However, the passive components they used are not canonical. Some circuits use one CCII and three or more passive components [7]-[10]. However, the passive components they used are not all grounded. Some circuits use one CCII, one grounded capacitor and two or three resistors [11], [12]. However, these circuits have not the advantage of high input impedance. Ibrahim et al. [13] and Horng et al. [14] each proposed one voltage-mode first-order allpass filters using one differential difference current conveyor (DDCC), one capacitor and one resistor. However, these circuits still have not the advantage of high input impedance. In 2004, Ibrahim et al. proposed four first-order allpass filter circuits

using inverting-type second-generation current conveyors (ICCIIs) [15]. However, the capacitors they used are not grounded. In 2006, Chen and Wu proposed a first-order allpass filter using one DDCC, one resistor and one grounded capacitor [16]. However, the input impedance is low. Two first-order allpass filters each using one operational transconductance amplifier, one unity gain differential amplifier and one grounded capacitor with high input impedance were presented in [17], [18]. However, only allpass filter can be obtained in the circuit configuration. Several current differencing buffered amplifier based first-order allpass filters were presented in [19]-[21]. However, the capacitors they used are not all grounded.

Differential voltage current conveyor (DVCC) was introduced in [22]. The applications using DVCCs as active elements have received considerable attention [23]-[26]. Several high input impedance voltage-mode first-order allpass filters with grounded passive components using two DVCCs were presented in [24], [25]. However, the passive components they used are not canonical. Moreover, passive components matching conditions are required in the realizations. In 2010, Minaei and Yuce present a first-order allpass filter using two DVCCs, one floating resistor and one grounded capacitor [26]. However, the resistor used is floating.

In this paper, a new voltage-mode first-order allpass filter using two DVCCs, one grounded capacitor and one grounded resistor is presented. The first-order allpass, highpass and lowpass filters can be simultaneously obtained from the circuit configuration. The proposed circuit has the advantages of high input impedance and without requiring any element matching condition.

## 2. Proposed Circuit

The DVCC [22], [27] can be characterized by the following matrix equation:

$$\begin{bmatrix} i_{y1} \\ i_{y2} \\ v_x \\ i_z \end{bmatrix} = \begin{bmatrix} 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 \\ 1 & -1 & 0 & 0 \\ 0 & 0 & \pm 1 & 0 \end{bmatrix} \begin{bmatrix} v_{y1} \\ v_{y2} \\ i_x \\ v_z \end{bmatrix} \quad (1)$$




Fig. 1. CMOS realization of the DVCC [27].




Fig. 2. The proposed DVCCs based first-order filters.

The CMOS implementation of DVCC is shown in Fig. 1, which is obtained from Fig. 5 of [27]. The proposed voltage-mode first-order highpass, lowpass and allpass filters using two plus-type DVCCs, one grounded capacitor and one grounded resistor is shown in Fig. 2. The voltage transfer functions can be expressed as

$$\frac{V_{o1}}{V_{in}} = \frac{2sC}{sC + G}, \tag{2}$$

$$\frac{V_{o2}}{V_{in}} = \frac{2G}{sC + G}, \tag{3}$$

$$\frac{V_{o3}}{V_{in}} = \frac{-sC + G}{sC + G}. \tag{4}$$

From (2)-(4) it can be seen that a first-order highpass response is obtained from  $V_{o1}$ , a first-order lowpass response is obtained from  $V_{o2}$ , and a first-order allpass response is obtained from  $V_{o3}$ . Because the input terminal of the proposed first-order allpass filter is connected directly to the  $y$  terminals of the DVCCs, the input terminal has the advantage of high input impedance. Because the  $V_{o3}$  output terminal is taken from the  $x$  terminal of the second DVCC and the  $z+$  terminal of the second DVCC is grounded, the  $V_{o3}$  output terminal has the advantage of low output impedance. Voltage followers may be needed at the  $V_{o1}$  and  $V_{o2}$  output terminals of the proposed circuit to buffer the out-

puts and avoid the effects of load capacitances or resistances changing the responses of the filters.

### 3. Non-Ideality Analysis of the DVCCs

Taking into consideration the DVCC non-idealities, the port relations in (1) can be expressed as

$$v_x = \beta_1 v_{y1} - \beta_2 v_{y2} \text{ and } i_z = \pm \alpha i_x \tag{5}$$

where  $\beta_j = 1 - \varepsilon_{vj}$  and  $\alpha = 1 - \varepsilon_i$  for  $j = 1, 2$ , where  $\varepsilon_{vj}$  ( $|\varepsilon_{vj}| \ll 1$ ) denotes the voltage tracking errors of the DVCC and  $\varepsilon_i$  ( $|\varepsilon_i| \ll 1$ ) denotes the current tracking error from the  $x$  terminal to the  $z$  terminal of the DVCC. Re-analysis of the filter circuit in Fig. 2 yields the following modified transfer functions:

$$\frac{V_{o1}}{V_{in}} = \frac{sC(\beta_{11} + \beta_{12}\beta_{22})}{sC + G\alpha_1\beta_{12}\beta_{21}}, \tag{6}$$

$$\frac{V_{o2}}{V_{in}} = \frac{G\alpha_1(\beta_{11} + \beta_{12}\beta_{22})}{sC + G\alpha_1\beta_{12}\beta_{21}}, \tag{7}$$

$$\frac{V_{o3}}{V_{in}} = \frac{-sC\beta_{22} + G\alpha_1\beta_{11}\beta_{21}}{sC + G\alpha_1\beta_{12}\beta_{21}}. \tag{8}$$

The cutoff frequency is obtained by

$$\omega_c = \frac{\alpha_1\beta_{12}\beta_{21}}{CR}. \tag{9}$$

The active and passive sensitivities are low and obtained as  $S_{C,R}^{\omega_c} = -1$ ;  $S_{\alpha_1, \beta_{12}, \beta_{21}}^{\omega_c} = 1$ .

### 4. Influence of Parasitic Elements

A non-ideal DVCC model is shown in Fig. 3 [4]. It is shown that the real DVCC has parasitic resistors and ca-

capacitors from the  $y$  and  $z$  terminals to the ground, and also, a series resistor at the input terminal  $x$ . Taking into account the non-ideal DVCCs and assuming the circuits are working at frequencies much lower than the corner frequencies of  $\alpha(s)$  and  $\beta_k(s)$ , namely,  $\alpha \approx \beta_k \approx 1$ .




Fig. 3. The non-ideal DVCC model [4].

The transfer functions of Fig. 2 become

$$\frac{V_{o1}}{V_{in}} = \frac{s^2 C' C_{y12} + s[C'(2G_{x2} + G_{y12}) + C_{y12} G_a] + G_a(2G_{x2} + G_{y12})}{s^2 C' C_{y12} + s[C'(G_{x2} + G_{y12}) + C_{y12} G_a] + G' G_{x2} + G_a(G_{x2} + G_{y12})} * \frac{R}{R + R_{x1}}, \quad (10)$$

$$\frac{V_{o2}}{V_{in}} = \frac{s C_{y12} G' + G'(2G_{x2} + G_{y12})}{s^2 C' C_{y12} + s[C'(G_{x2} + G_{y12}) + C_{y12} G_a] + G' G_{x2} + G_a(G_{x2} + G_{y12})}, \quad (11)$$

$$\frac{V_{o3}}{V_{in}} = \frac{-s C' G_{x2} + G' G_{x2} - G_a G_{x2}}{s^2 C' C_{y12} + s[C'(G_{x2} + G_{y12}) + C_{y12} G_a] + G' G_{x2} + G_a(G_{x2} + G_{y12})}, \quad (12)$$

where  $C' = C + C_{y21} + C_{z1}$ ,  $R' = R + R_{x1}$ ,  $G_a = G_{y21} + G_{z1}$ .

In equations (10) to (12), undesirable factors are yielded by the non-idealities of the DVCCs. The effect of capacitance  $C_{y12}$  becomes non-negligible at very high frequencies, the conductance  $G_a$  becomes non-negligible at very low frequencies. To minimize the effects of the DVCCs' non-idealities, the operation angular frequency should be restricted to the following conditions

$$\omega \ll \min \left\{ \frac{2G_{x2} + G_{y12}}{C_{y12}}, \sqrt{\frac{G' G_{x2} + G_a(G_{x2} + G_{y12})}{C' C_{y12}}}, \frac{C'(2G_{x2} + G_{y12}) + C_{y12} G_a}{C' C_{y12}} \right\}, \quad (13)$$

$$\omega \gg \frac{G_a(2G_{x2} + G_{y12})}{C'(2G_{x2} + G_{y12}) + C_{y12} G_a}. \quad (14)$$

### 5. Simulation Results

HSPICE simulations were carried out to demonstrate the feasibility of the proposed circuit in Fig. 2 using

0.18  $\mu\text{m}$ , level 49 MOSFET from TSMC. The model parameters are given in [28]. The DVCC was realized by the CMOS implementation in Fig. 1 with the NMOS and PMOS transistor aspect ratios  $W/L=4.5\text{u}/0.9\text{u}$  and  $W/L=9\text{u}/0.9\text{u}$ , respectively.

Fig. 4(a), (b) and (c) represent the magnitude and phase responses of the first-order highpass, lowpass and allpass filters, respectively, designed with  $f_c = 397.89 \text{ kHz}$ :  $C = 80 \text{ pF}$  and  $R = 5 \text{ k}\Omega$ . The power supply was  $\pm 1.25 \text{ V}$ . The bias voltages are  $V_{b1} = -0.53 \text{ V}$  and  $V_{b2} = 0.53 \text{ V}$ . The DVCC has parasitic resistor from the  $z$  terminal to the ground ( $R_z$  [4]). When the  $z$  terminal load of the DVCC is a capacitor ( $C$ ), it introduces a pole produced by  $R_z$  and  $C$  at low frequency. This can explain why Fig. 4(a) has non-ideal phase responses at low frequencies. This effect can be minimized by using larger loading capacitor or operating the filter in high frequencies.




Fig. 4. Simulation results of the proposed circuit. (a) Highpass filter; (b) Lowpass filter; (c) Allpass.

## 6. Conclusions

A new voltage-mode first-order filter configuration using two DVCCs, one grounded capacitor and one grounded resistor is presented. The first-order allpass, highpass and lowpass filters can be simultaneously obtained from the same circuit configuration. The proposed circuit has the advantages of high input impedance, using grounded passive components and without requiring any element matching condition.

## References

- [1] HORNG, J. W., HOU, C. L., CHANG, C. M., CHOU, H. P., LIN, C. T. High input impedance voltage-mode universal biquadratic filter with one input and five outputs using current conveyors. *Circuits, Systems and Signal Processing*, 2006, vol. 25, pp. 767 to 777.
- [2] MINAEI, S., YUCE E. All-grounded passive elements voltage-mode DVCC-based universal filters. *Circuits, Systems and Signal Processing*, 2010, vol. 29, pp. 295-309.
- [3] BHUSHAN, M., NEWCOMB, R. W. Grounding of capacitors in integrated circuits. *Electronic Letters*, 1967, vol. 3, pp.148-149.
- [4] GUPTA, S. S., SENANI, R. Realisation of current-mode SRCOs using all grounded passive elements. *Frequenz*, 2003, vol. 57, pp. 26-37.
- [5] PAL, K. Realization of current conveyor all-pass networks. *International Journal of Electronics*, 1981, vol. 50, pp. 165-168.
- [6] HORNG, J. W. Current conveyors based allpass filters and quadrature oscillators employing grounded capacitors and resistors. *Computers and Electrical Engineering*, 2005, vol. 31, pp. 81-92.
- [7] SOLIMAN, A. M. Inductorless realization of an all-pass transfer function using the current conveyor. *IEEE Transactions on Circuit Theory*, 1973, vol. CT-20, pp. 80-81.
- [8] HIGASHIMURA, M. Realization of all-pass networks using a current conveyor. *International Journal of Electronics*, 1988, vol. 65, pp. 249-250.
- [9] KHAN, I. A., MAHESHWARI, S. Simple first order all-pass section using a single CCII. *International Journal of Electronics*, 2000, vol. 87, pp. 303-306.
- [10] KUMAR, P., KESKIN, A. U., PAL, K. Wide-band resistorless all-pass sections with single element tuning. *International Journal of Electronics*, 2007, vol. 94, pp. 597-604.
- [11] SALAWU, R. I. Realization of an allpass transfer function using the second generation current conveyor. *Proceedings of the IEEE*, 1980, vol. 68, pp. 183-184.
- [12] CICEKOGLU, O., KUNTMAN, H., BERK, S. All-pass filters using a single current conveyor. *International Journal of Electronics*, 1999, vol. 86, pp. 947-955.
- [13] IBRAHIM, M. A., KUNTMAN, H., CICEKOGLU, O. First-order all-pass filter canonical in the number of resistors and capacitors employing a single DDCC. *Circuits, Systems, and Signal Processing*, 2003, vol. 22, pp. 525-536.
- [14] HORNG, J. W., HOU, C. L., CHANG, C. M., LIN, Y. T., SHIU, I. C., CHIU, W. Y. First-order allpass filter and sinusoidal oscillators using DDCCs. *International Journal of Electronics*, 2006, vol. 93, pp. 457-466.
- [15] IBRAHIM, M. A., KUNTMAN, H., OZCAN, S., SUVAK, O., CICEKOGLU, O. New first-order inverting-type all-pass sections including canonical forms. *Electrical Engineering*, 2004, vol. 86, pp. 299-301.
- [16] CHEN, H. P., WU, K. H. Grounded-capacitor first-order filter using minimum components. *IEICE Transactions on Fundamentals*, 2006, vol. E89-A, pp. 3730-3731.
- [17] KESKIN, A. U., PAL, K., HANCIOGLU, E. Resistorless first order all-pass filter with electronic tuning. *AEU International Journal of Electronics and Communications*, 2008, vol. 62, pp. 304-306.
- [18] BIOLEK, D., BIOLKOVA, V. First-order voltage-mode all-pass filter employing one active element and one grounded capacitor. *Analog Integrated Circuits and Signal Processing*, in press.
- [19] TANAPHATSIRI, C., JAIKLA, W., SIRIPRUCHYANUN, M. An electronically controllable voltage-mode first-order all-pass filter using only single CCCDTA. In *Proceedings of the 2008 International Symposium on Communications and Information Technologies ISCIT. (Lao)*, 2008, pp. 305-309.
- [20] METIN, B., CICEKOGLU, O., PAL, K. Voltage mode allpass filter with a single current differencing buffered amplifier. In *Proceedings of the 51st Midwest Symposium on Circuits and Systems MWSCAS. Knoxville, TN (USA)*, 2008, pp. 734-737.
- [21] MAHESHWARI, S. Voltage-mode all-pass filters including minimum component count circuits. *Active and Passive Electronic Components*, 2007, Article ID 79159, pp. 1-5.
- [22] PAL, K. Modified current conveyors and their applications. *Microelectronics Journal*, 1989, vol. 20, pp. 37-40.
- [23] KUMAR, P., KESKIN, A. U., PAL, K. DVCC-based single element controlled oscillators using all-grounded components and simultaneous current-voltage mode outputs. *Frequenz*, 2007, vol. 61, pp. 141-144.
- [24] MAHESHWARI, S. High input impedance VM-APSS with grounded passive elements. *IET Circuits, Devices and Systems*, 2007, vol. 1, pp. 72-78.
- [25] MAHESHWARI, S. High input impedance voltage-mode first-order all-pass sections. *International Journal of Circuits Theory and Applications*, 2008, vol. 36, pp. 511-522.
- [26] MINAEI, S., YUCE, E. Novel voltage-mode all-pass filter based on using DVCCs. *Circuits, Systems and Signal Processing*, 2010, vol. 29, pp. 391-402.
- [27] ELWAN, H. O., SOLIMAN, A. M. Novel CMOS differential voltage current conveyor and its applications. *IEE Proceedings-Circuits Devices and Systems*, 1997, vol. 144, pp. 195-200.
- [28] HORNG, J. W., HOU, C. L., CHANG, C. M., CHOU, H. P., LIN, C. T., WEN, Y. H. Quadrature oscillators with grounded capacitors and resistors using FDCCIs. *ETRI Journal*, 2006, vol. 28, pp. 486-494.

## About Author ...

**Jiun-Wei HORNG** - for biography see *Radioengineering*, June 2010, vol. 19, p. 330.