Implementation of a Two-Channel Maximally Decimated Filter Bank using Switched Capacitor Circuits
Alternativní metriky PlumXhttp://hdl.handle.net/11012/36832
MetadataZobrazit celý záznam
The aim of this paper is to describe the implementation of a two-channel filter bank (FB) using the switched capacitor (SC) technique considering real properties of operational amplifiers (OpAmps). The design procedure is presented and key recommendations for the implementation are given. The implementation procedure describes the design of two-channel filter bank using an IIR Cauer filter, conversion of IIR into the SC filters and the final implementation of the SC filters. The whole design and an SC circuit implementation is performed by a PraCAn package in Maple. To verify the whole filter bank, resulting real property circuit structures are completely simulated by WinSpice and ELDO simulators. The results confirm that perfect reconstruction conditions can be almost accepted for the filter bank implemented by the SC circuits. The phase response of the SC filter bank is not strictly linear due to the IIR filters. However, the final ripple of a magnitude frequency response in the passband is almost constant, app. 0.5 dB for a real circuit analysis.
Zdrojový dokumentRadioengineering. 2013, vol. 22, č. 1, s. 167-173. ISSN 1210-2512
- 2013/1