A Chaotic IP Watermarking in Physical Layout Level Based on FPGA
Alternative metrics PlumXhttp://hdl.handle.net/11012/56806
MetadataShow full item record
A new chaotic map based IP (Intellectual Property) watermarking scheme at physical design level is presented. An encrypted watermark is embedded into the physical layout of a circuit by configuring LUT (Lookup Table) as specific functions when it is placed and routed onto the FPGA (Field-Programmable Gate Array). The main contribution is the use of multiple chaotic maps in the processes of watermark design and embedding, which efficiently improves the security of watermark. A hashed chaotic sequence is used to scramble the watermark. Secondly, two pseudo-random sequences are generated by using chaotic maps. One is used to determine unused LUT locations, and the other divides the watermark into groups. The watermark identifies original owner and is difficult to detect. This scheme was tested on a Xilinx Virtex XCV600-6bg432 FPGA. The experimental results show that our method has low impact on functionality, short path delay and high robustness in comparison with other methods.
Document typePeer reviewed
Document versionFinal PDF
SourceRadioengineering. 2011, vol. 20, č. 1, s. 118-125. ISSN 1210-2512
- 2011/1