FPGA Implementation of a Frame Synchronization Algorithm for Powerline Communications
Alternativní metriky PlumXhttp://hdl.handle.net/11012/57115
MetadataZobrazit celý záznam
This paper presents an FPGA implementation of a pilot–based time synchronization scheme employing orthogonal frequency division multiplexing for powerline communication channels. The functionality of the algorithm is analyzed and tested over a real powerline residential network. For this purpose, an appropriate transmitter circuit, implemented by an FPGA, and suitable coupling circuits are constructed. The system has been developed using VHDL language on Nallatech XtremeDSP development kits. The communication system operates in the baseband up to 30 MHz. Measurements of the algorithm's good performance in terms of the number of detected frames and timing offset error are taken and compared to simulations of existing algorithms.
Zdrojový dokumentRadioengineering. 2009, vol. 18, č. 3, s. 325-329. ISSN 1210-2512
- 2009/3