VHDL Model of Electronic-Lock System
MetadataПоказать полную информацию
The paper describes the design of an electronic-lock system which was completed as part of the Basic VHDL course in the Department of Control and Measurement Faculty of Electrical Engineering and Informatics, Technical University of Ostrava, Czech Republic in co-operation with the Department if Electronic Engineering, University of Hull, Great Britain in the frame of TEMPUS project no. S_JEP/09468-95.
Document typePeer reviewed
Document versionFinal PDF
SourceRadioengineering. 2000, vol. 9, č. 1, s. 4-8. ISSN 1210-2512
- 2000/1