Synchronous Counters Implemented in the PLD Devices
Короткий опис(реферат)
The implementability of synchronous counters in the Programmable Logic Devices (PLD) is discussed in this paper. The most commonly used counters are analysed from this point of view. The expressions for their individual bits are given and the number of product terms is derived to allow to estimate the size of the particular counter which can be implemented in the chosen PLD.
Document type
Peer reviewedDocument version
Final PDFSource
Radioengineering. 1999, vol. 8, č. 1, s. 14-18. ISSN 1210-2512http://www.radioeng.cz/fulltexts/1999/99_01_03.pdf
Collections
- 1999/1 [10]
Citace PRO
Except where otherwise noted, this item's license is described as Creative Commons Attribution 3.0 Unported License