# PRINCIPLE OF THE NEW ADJUSTED ARCHITECTURE OF R-2R D/A CONVERTER 

Zuzana Polešáková<br>Master Degree Programme (year 2), FEEC BUT<br>E-mail: xpoles03@stud.feec.vutbr.cz

Supervised by: Jan Jeřábek
E-mail: jerabekj@feec.vutbr.cz


#### Abstract

Original R-2R D/A Converter architecture has a shortcoming - while resolution is bigger than 7 bits, switching of MSBs causes a significant non-linearity error, which may even cause DAC to be non-monotonous. A possible solution to this issue is shown in this paper: dividing MSBs into subbits of a lower weight. Analog circuitry and digital driving is published in this paper.


Keywords: Analog Integrated Circuits, D/A Conversion, DNL, INL, R-2R DAC, Small Chip Area

## 1 INTRODUCTION

A design of an R2R D/A Converter (R2R stands for R-2R resistor ladder) with DNL (Differential Non-linearity Error) and INL (Integral Non-linearity Error) lower than 1 LSB (Least Significant Bit) and small area consumption is published in this paper. Well-known R2R D/A Converter has a disadvantage: when MSB (Most Significant Bit) is switched on and all the lower bits are switched off $(0111 \rightarrow 1000)$, DNL is the highest in the whole range. The height of the step may surpass 1 LSB significantly, especially if number of bits is high. If the analog value of the code word 1000 is higher than analog value of 1001, D/A converter is no longer monotonous [2].

Solution of this problem is described in this paper. D/A converter is designed in ON Semiconductor technology I4T ( $45 \mathrm{~V}, 180 \mathrm{~nm}$ ). It is optimized for automotive applications. Technical parameters are 9 bits, $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=1.6 \mathrm{~V}$.

## 2 ARCHITECTURE OF THE R2R D/A CONVERTER

Well-known R2R D/A Converter is based on binary weighing of the bits by resistor ladder [1]. LSB of 9-bit R2R DAC has a weight of $\frac{\mathrm{V}_{\text {REF }}}{512}$, while MSB $\frac{\mathrm{V}_{\text {REF }}}{2}$. Switching of MSB causes huge non-linearity error. Mismatch error of this particular resistor has a huge influence on the precision of the whole converter. Solution is suggested in this paper: to avoid switching of such a significant weight in one step.

Experimentally it was proved that switching of the weight bigger than $\frac{\mathrm{V}_{\text {REF }}}{8}$ is inconvenient [2]. 2 MSB's were divided into 6 subbits of weight $\frac{\mathrm{V}_{\text {REF }}}{8},\left(\frac{1}{2}+\frac{1}{4}\right) \mathrm{V}_{\text {REF }}=\frac{6}{8} \mathrm{~V}_{\text {REF }}$. 3rd MSB, which is originally $\frac{\mathrm{V}_{\text {REF }}}{8}$, has different digital driving compared to the original DAC. In this paper, they are referred to as 7 subbits even though one of them is technically a bit.

7 subbits have the same weight - they are weighted linearly. All 3 MSB's in total have the weight of $\left(\frac{1}{2}+\frac{1}{4}+\frac{1}{8}\right) \mathrm{V}_{\text {REF }}=\frac{7}{8} \mathrm{~V}_{\text {REF }}$. Each subbit has the weight of $\frac{\mathrm{V}_{\text {REF }}}{8}$. Weight of 1 st MSB is equivalent to 4 subbits, weight of 2 nd MSB to 2 subbits and the weight of 3rd MSB to 1 subbit.

Details of switching subbits instead of original bits is shown in Table 1. There are two options


Figure 1: 9-bit R2R DAC. Gate labels stand for digital driving.
presented in this paper. DNL of the crucial steps is diminished via alternative switching. Circuitry is presented in Figure 2.

## 3 DIGITAL DRIVING

| Original Bits |  |  | Thermometric Driving |  |  |  |  |  |  | Advanced Driving |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| B8 | B7 | B6 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 12 | 11 | 10 | 9 | 8 | 7 | 6 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 |
| 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

Table 1: Thermometric and Advanced Driving: Truth table of 3 MSB's and 7 subbits.

Truth table shown in table 1 is transformed into digital circuits driving the subbits. Thermometric driving requires 6 logic gates (shown in figure 2). Advanced driving requires only 2 logic gates, however, it increases DNL and INL (shown in Figure 3) as bigger weights are switched - two subbits at the same time. DNL and INL can be diminished if the area of the resistors is bigger. However, if thermometric driving is used, precision requirements are met while area consumption in total is smaller.

R2R DAC with both binary and linear weighing is described by equation 1

$$
\begin{equation*}
V_{O U T}=\frac{V_{R E F}}{m+1}\left(s b_{0}+s b_{1}+\ldots+s b_{m-1}+s b_{m}\right)+\frac{V_{R E F}}{2} b_{n-1}+\frac{V_{R E F}}{4} b_{n-2}+\ldots+\frac{V_{R E F}}{2^{(n-1)}} b_{1}+\frac{V_{\text {REF }}}{2^{n}} b_{0} . \tag{1}
\end{equation*}
$$

$m$ stays for number of subbits weighted linearly. $n$ stays for number of bits weighted binary. $s b_{m}$ stays for the value of the subbit, 1 or 0 . Weights are added decimaly $(1+1+1=3) . b_{n}$ stays for the value of a bit.







Figure 2: Digital driving circuits switching the subbits on and off - thermometric driving.


Figure 3: DNL and INL of Advanced and Thermometric solution.

## 4 CONCLUSION

Alternative architecture of R2R DAC was introduced in this paper. Two options of digital driving were simulated in Cadence Virtuoso 6. MonteCarlo mismatch simulation was performed (100 runs, Cadence Virtuoso), results are shown in Figure 3. It is obvious, that only switching two subbits at the same time makes DNL and INL bigger. If the MSB was switched as in original architecture, DNL and INL would significantly increase.

The area of the resistor bank on the chip is approximately 8 times smaller while using alternative architecture with 7 linearly weighted subbits and thermometric driving compared to the standard one and two times smaller compared to the one using advanced driving.

## ACKNOWLEDGEMENT

This paper was created thanks to the support of company ON Semiconductor, which provided the author with sufficient software and helped by advice of the experienced workers.

## REFERENCES

[1] Maloberti, F.: Data Converters. Springer 2007, e-book, ISBN-10 0-387-32486-0.
[2] Internal documents of the company ON Semiconductor.

