CMOS-RC Colpitts Oscillator Design Using Floating Fractional-Order Inductance Simulator
Loading...
Date
2018-08-05
ORCID
Advisor
Referee
Mark
Journal Title
Journal ISSN
Volume Title
Publisher
IEEE
Altmetrics
Abstract
This paper deals with CMOS fractional-order inductance (FoL) simulator design and its utilization in 2.75th-order Colpitts oscillator providing high frequency of oscillation. The proposed floating FoL is composed of two unity-gain current followers (CF +/- s), two inverting voltage buffers, a transconductor, and a fractional-order capacitor (FoC) of order 0.75, while the input intrinsic resistance of CF. is used as design parameter instead of passive resistor. The resulting equivalent inductance value of the FoL can be adjusted via order of FoC, which was emulated via 5th-order Foster II RC network and values optimized using modified least squares quadratic method. In frequency range 138 kHz -2.45 MHz the L. shows +/- 5 degree phase angle deviation. Theoretical results are verified by SPICE simulations using TSMC 0.18 mu m level-7 LO EPI SCN018 CMOS process parameters with +/- 1 V supply voltages.
Description
Citation
Proceedings of the 2018 61st IEEE International Midwest Symposium on Circuits and Systems (MWSCAS). 2018, p. 905-908.
https://ieeexplore.ieee.org/document/8623859
https://ieeexplore.ieee.org/document/8623859
Document type
Peer-reviewed
Document version
Accepted version
Date of access to the full text
Language of document
en
Study field
Comittee
Date of acceptance
Defence
Result of defence
Document licence
(C) IEEE