Versatile Chirp Sine Generator on Fix-point FPGA
Loading...
Date
2020-12-31
Authors
ORCID
Advisor
Referee
Mark
Journal Title
Journal ISSN
Volume Title
Publisher
Czech Technical University in Prague
Altmetrics
Abstract
This paper deals with a logarithmic and a linear chirp sine generation on a fixed-point FPGA mainly for vibration testing, nevertheless, the generator can also be used in other areas. A basic overview of the logarithmic chirp sine signal is provided. Then, methods of software signal generation as well as different hardware platforms are briefly described and their pros and cons are mentioned. A DDS generator on FPGA needs the phase difference between samples as an input. This generation for the logarithm chirp sine signal is presented, and its resolution, errors and limitations on fixed-point arithmetic are revealed. Our implementation runs on Compact RIO 9067, uses 32-bit fixed-point and is able to generate linear and logarithm chirp signals from 10 Hz to 7 kHz with a minimum chirp speed of 1 oct/min.
Description
Citation
Acta Polytechnica (on-line). 2020, vol. 60, issue 6, p. 462-468.
https://ojs.cvut.cz/ojs/index.php/ap/article/view/6049
https://ojs.cvut.cz/ojs/index.php/ap/article/view/6049
Document type
Peer-reviewed
Document version
Published version
Date of access to the full text
Language of document
en