The Tesseral Processor for Image Processing Based on Hierarchical Data Structures

Thumbnail Image
Files
97_04_01.pdf(421.5 KB)
Date
1997-12
Authors
ORCID
Advisor
Referee
Mark
Journal Title
Journal ISSN
Volume Title
Publisher
Společnost pro radioelektronické inženýrství
Abstract
This paper describes the design and hardware implementation of the Tesseral Processor (TP) with Programmable Logic Devices (PLD). The TP can be used for image processing based on hierarchical data structures as Linear QuadTree (LQT).
Description
Keywords
quadtree representation, linear quadtree, tesseral addressing, tesseral arithmetic, tesseral arithmetic unit, tesseral control unit, tesseral processor
Citation
Radioengineering. 1997, vol. 6, č. 4, s. 1-5. ISSN 1210-2512
http://www.radioeng.cz/fulltexts/1997/97_04_01.pdf
Document type
Peer-reviewed
Document version
Published version
Date of access to the full text
Language of document
en
Study field
Comittee
Date of acceptance
Defence
Result of defence
Document licence
Creative Commons Attribution 3.0 Unported License
http://creativecommons.org/licenses/by/3.0/
DOI
URI
http://hdl.handle.net/11012/58371
Collections
Citace PRO